Global Citizenship: Cultivating Cross-border Partnerships With Integrity
Nolan’s Notes: Moving Forward With Confidence
The Knowledge Base: Beyond the Badge—Why Membership Matters More Than Ever
CyberOptics Integrates Advanced MRS Technology into New SE3000 3D Solder Paste Inspection System
November 14, 2017 | CyberOptics CorporationEstimated reading time: 1 minute
CyberOptics will demonstrate the new SE3000 3D Solder Paste Inspection (SPI) system with a proprietary Multiple-Reflection Suppression (MRS) Sensor in Hall A2, Stand 439 at productronica 2017, taking place November 14-17, 2017 at the Messe München, in Germany.
SE3000The new SE3000 3D SPI system is the very first SPI system to incorporate the industry-leading MRS sensor technology, with a finer resolution for the best accuracy, repeatability and reproducibility – even on the smallest paste deposits. The unique sensor architecture simultaneously captures and transmits multiple images in parallel, while highly sophisticated 3D fusing algorithms merge the images together, delivering microscopic image quality at production speed. Combined with the award-winning, easy-to-use software, solder paste inspection has reached a new level of precision for the most stringent requirements.
“Smaller and mobile is a key trend driving the demand for an even higher level of accuracy and resolution,” said Dr. Subodh Kulkarni, President and CEO, CyberOptics, “We’ve optimized our proprietary MRS sensor technology that is widely used for Automated Optical Inspection applications world-wide, and integrated it into our new SE3000 SPI system to address these critical customer requirements better than any alternate solution.”
For maximum flexibility, the new SE3000-DD 3D AOI dual lane, dual sensor system caters to varying widths. This unique design provides the ability to inspect high volumes, the convenience of inspecting different board sizes simultaneously on different lanes, or even switching from dual lane to single lane mode to inspect very large boards.
At productronica Germany, CyberOptics will also unveil the new SQ3000 3D CMM system and the new SQ3000-DD™ 3D AOI system, both powered by MRS technology.
Share on:
Suggested Items
Preventing Surface Prep Defects and Ensuring Reliability
06/10/2025 | Marcy LaRont, PCB007 MagazineIn printed circuit board (PCB) fabrication, surface preparation is a critical process that ensures strong adhesion, reliable plating, and long-term product performance. Without proper surface treatment, manufacturers may encounter defects such as delamination, poor solder mask adhesion, and plating failures. This article examines key surface preparation techniques, common defects resulting from improper processes, and real-world case studies that illustrate best practices.
Breaking Silos with Intelligence: Connectivity of Component-level Data Across the SMT Line
06/09/2025 | Dr. Eyal Weiss, CybordAs the complexity and demands of electronics manufacturing continue to rise, the smart factory is no longer a distant vision; it has become a necessity. While machine connectivity and line-level data integration have gained traction in recent years, one of the most overlooked opportunities lies in the component itself. Specifically, in the data captured just milliseconds before a component is placed onto the PCB, which often goes unexamined and is permanently lost once reflow begins.
BEST Inc. Introduces StikNPeel Rework Stencil for Fast, Simple and Reliable Solder Paste Printing
06/02/2025 | BEST Inc.BEST Inc., a leader in electronic component rework services, training, and products is pleased to introduce StikNPeel™ rework stencils. This innovative product is designed for printing solder paste for placement of gull wing devices such as quad flat packs (QFPs) or bottom terminated components.
See TopLine’s Next Gen Braided Solder Column Technology at SPACE TECH EXPO 2025
05/28/2025 | TopLineAerospace and Defense applications in demanding environments have a solution now in TopLine’s Braided Solder Columns, which can withstand the rigors of deep space cold and cryogenic environments.
INEMI Interim Report: Interconnection Modeling and Simulation Results for Low-Temp Materials in First-Level Interconnect
05/30/2025 | iNEMIOne of the greatest challenges of integrating different types of silicon, memory, and other extended processing units (XPUs) in a single package is in attaching these various types of chips in a reliable way.