-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
In Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
Voices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
aveni Extends Copper Interconnects to 5nm and Below
December 12, 2017 | Globe NewswireEstimated reading time: 2 minutes
aveni S.A. announced it has obtained results that strongly support the continued use of copper in the back end of line (BEOL) for advanced interconnects, at and beyond the 5nm technology node.
“In this 20th-anniversary year of copper integration, our results validate the comments made by IBM Research Fellow Dan Edelstein in his keynote presentation at the recent IEEE Nanotechnology Symposium, discussing that copper integration is here to stay,” noted Bruno Morel, aveni CEO.
As devices inevitably continue to shrink to meet (and create) market demand, designers are exploring alternative integration schemes, not only for the front end of line, but also the BEOL. This includes, most notably, replacing the copper in dual-damascene interconnects, to compensate for the increased resistance-capacitance (RC) delay that accompanies the thinner copper wires and adversely affects device speed. Proposed replacement options for copper are cobalt, the most likely candidate, or more exotic materials like ruthenium, graphene or carbon nanotubes.
Advanced dual-damascene structures employ an atomic layer deposition tantalum nitride (TaN) copper diffusion barrier, a thin chemical vapor deposition (CVD) cobalt liner, and the electroplated copper fill layer, which makes up most of the wiring. Earlier generations (≥7nm node) also use a physical vapor deposition (PVD) copper seed layer between the cobalt and copper fill, but advanced devices are phasing out this film due to marginal seed coverage and integration hurdles.
Of particular interest is the thin TaN barrier, which prevents copper from diffusing into and poisoning the device. The integrity of the thin cobalt liner (on top of TaN) is critical to ensuring that the barrier functions properly. The reduced thickness of cobalt liners for the 5nm technology node is approaching 3nm, reducing process flexibility for conventional approaches to copper plating.
In a recent study, aveni compared its Sao™ alkaline-based copper electroplating chemistry performance with a conventional, commercially available acidic copper plating chemistry. The samples to be plated were 3nm CVD cobalt over TaN. The study results showed that the acidic copper chemistry attacked the cobalt liner, causing the plating chemistry to react with the underlying TaN film and form tantalum oxide (TaOx). TaOx formation is another failure mode of devices, because it creates an effective open circuit that prevents current flow.
With aveni’s Sao chemistry, the cobalt remained intact and TaOx was not formed, which enables the extension of copper interconnects to process nodes at 5nm and below.
Frédéric Raynal, chief technical officer at aveni, commented, “We were extremely excited about these results, because they substantiate our position that Sao alkaline-based chemistry for copper electroplating is superior to acidic chemistries, especially with the thinner cobalt liners used in advanced nodes.”
aveni will publish the complete findings in a report in early 2018.
About aveni S.A.
aveni is the leading developer and supplier of Electrografting™ chemistries and processes for the semiconductor and electronics industry. Headquartered in Massy, France, the company has a worldwide reputation for providing transformative chemistries and processes, coupled with the technology transfer capability to enable smooth transitions of its solutions into production. For more information, click here.
Suggested Items
The Evolution of Picosecond Laser Drilling
06/19/2025 | Marcy LaRont, PCB007 MagazineIs it hard to imagine a single laser pulse reduced not only from nanoseconds to picoseconds in its pulse duration, but even to femtoseconds? Well, buckle up because it seems we are there. In this interview, Dr. Stefan Rung, technical director of laser machines at Schmoll Maschinen GmbH, traces the technology trajectory of the laser drill from the CO2 laser to cutting-edge picosecond and hybrid laser drilling systems, highlighting the benefits and limitations of each method, and demonstrating how laser innovations are shaping the future of PCB fabrication.
Day 2: More Cutting-edge Insights at the EIPC Summer Conference
06/18/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) summer conference took place this year in Edinburgh, Scotland, June 3-4. This is the third of three articles on the conference. The other two cover Day 1’s sessions and the opening keynote speech. Below is a recap of the second day’s sessions.
Day 1: Cutting Edge Insights at the EIPC Summer Conference
06/17/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) Summer Conference took place this year in Edinburgh, Scotland, June 3-4. This is the second of three articles on the conference. The other two cover the keynote speeches and Day 2 of the technical conference. Below is a recap of the first day’s sessions.
Preventing Surface Prep Defects and Ensuring Reliability
06/10/2025 | Marcy LaRont, PCB007 MagazineIn printed circuit board (PCB) fabrication, surface preparation is a critical process that ensures strong adhesion, reliable plating, and long-term product performance. Without proper surface treatment, manufacturers may encounter defects such as delamination, poor solder mask adhesion, and plating failures. This article examines key surface preparation techniques, common defects resulting from improper processes, and real-world case studies that illustrate best practices.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.