-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueIntelligent Test and Inspection
Are you ready to explore the cutting-edge advancements shaping the electronics manufacturing industry? The May 2025 issue of SMT007 Magazine is packed with insights, innovations, and expert perspectives that you won’t want to miss.
Do You Have X-ray Vision?
Has X-ray’s time finally come in electronics manufacturing? Join us in this issue of SMT007 Magazine, where we answer this question and others to bring more efficiency to your bottom line.
IPC APEX EXPO 2025: A Preview
It’s that time again. If you’re going to Anaheim for IPC APEX EXPO 2025, we’ll see you there. In the meantime, consider this issue of SMT007 Magazine to be your golden ticket to planning the show.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - smt007 Magazine
Novel Approach to Void Reduction Using Microflux Coated Solder Preforms
July 26, 2018 | By A. Lifton, P. Salerno, J. Sidone and O. Khaselev, Alpha Assembly SolutionsEstimated reading time: 8 minutes

Bottom terminated component packages, such as QFN, are becoming increasingly relevant due to their ability to carry high-power dies in a small form factor. With increasing reliability performance requirements, power management components in packages like QFNs are critical to optimizing thermal and electrical performance. Additionally, low voiding is important for decreasing the current path of the circuit to maximize high-speed and RF performances. The market demand for void reduction under thermal pads of QFN components due to shrinking package sizes and increasing power requirements has generated the need to evaluate key process factors that contribute to voiding to design an optimal solution.
The addition of a micro-fluxed preform in conjunction with a low-voiding solder paste and process know-how is seen to create ideal solder volume with minimal voiding. As IPC 7093 specification acknowledges, one of the key concerns with bottom termination components (BTC) such as QFNs is achieving the solder volume required for a high-reliability solder joint. A multitude of processing factors such as reflow profile, reflow atmosphere, pad finish, and stencil design have been assessed in this study to develop a solution for achieving a high-reliability solder joint with low voiding for QFN packages.
Experimental Procedure
A full factorial DOE was designed based on key factors contributing to voiding under bottom termination components. The use of a solder preform was investigated compared to a solder paste only benchmark sample. The key factors in this DOE were identified and selected by subject matter experts from a leader in semiconductor manufacturing, an OEM of specialized test and measurement equipment for radio communications, and a solder manufacturer.
Figure 1: Image of the PCB test vehicle and some of the components used in this DOE.
A custom single layer 1.6 mm PCB test vehicle was designed specifically for this investigation that encompassed numerous variables that can contribute to voiding in bottom termination components. A single-layer PCB design (Figure 1) was chosen so that other factors (i.e., multilayer board and ground planes) would not influence the key factors being addressed in this study. QFN components of various sizes and pin configurations were among the variables addressed and further defined. In this study, only QFN components were selected (Table 1).
Table 1: Component details.
There were two types of test boards generated: one with an immersion tin (ImmSn) plating, which is widely used in automotive application and another with an immersion silver (ImmAg) plating, which is used in high-reliability and high-power application.
The test board also addressed via design including through hole via, no via, and plugged via configurations under the QFN and LCS components. The through hole via had a 0.3 mm diameter with and 0.5 mm diameter resist on top and bottom. The plugged via maintained the same 0.3 mm diameter hole and depth of 0.4 mm with 0.7 mm diameter resist on top and bottom. Vias were configured in a pattern as indicated in Figure 2.
Figure 2: Via design and configuration on the test vehicle.
The investigation also addressed reflow profile and reflow atmosphere. A low voiding SAC305, type 4 solder paste was used for this study with solidus temperature of 217°C and liquidus temperature 220°C. Thermocouples were strategically placed on the QFN32, and QFN64 component locations on the test vehicle. Proven straight ramp and high soak reflow profiles were evaluated as shown in Figure 3.
Figure 3: Reflow profiles using in this study.
The straight ramp profile increased at a rate of 1°C/s until reaching liquidus temperature of 220°C. The test vehicle was subjected to 65 seconds above liquidus (TAL) with peak temperature on the test vehicle reaching 240°C. The high-soak reflow profile increased temperature at a rate of 1°C/s up to 150°C before slowing to a rate of 0.5°C/s up to 200°C to allow more time for the flux to activate the surfaces.
Table 2: Assemblies' configuration details.
The high-soak profile subjected the test vehicle to 50 seconds above liquidus (220°C) with a peak temperature of 240°C on the test vehicle. Finally, both air and nitrogen reflow atmospheres were evaluated in this investigation to further understand the effect of voiding under bottom termination components.
The focus of the investigation involved the use of the micro-flux coated solder preform to increase solder volume relative to fluxing agent and reduce voiding. The use of a SAC305 microflux coated solder preform in conjunction with paste was benchmarked against a solder paste only test vehicle for each of the configurations summarized in Table 2. Four replicate boards of each iteration were processed to ensure statistically viable data.
Figure 4: Solder paste print configuration. (Examples of window pane solder prints on QFN components used in benchmark samples.)
Close to 2,000 data points were generated combining 54 components on each test vehicle and four replicates of each configuration. The solder paste only benchmark samples were printed in a window pane configuration commonly used in the industry for void reduction and shown in Figure 4.
The design of a solder preforms to allow intimate contact with the thermal pad of the component and increase solder volume played a significant role in the results presented in this investigation. Figure 5 represents an example of the use of solder paste only in window pane format on a QFN where mechanical stack-up issues on the component and reflow characteristics of solder paste make it difficult to achieve good voiding.
Page 1 of 2
Suggested Items
Hunting for Clues: Feng Xue Solving Circuit Board 'Crimes' With AOI Standard
05/08/2025 | Linda Stepanich, IPCWhen residents in sleepy English villages needed a top-tier detective to solve a murder, they called on Belgian super-sleuth Hercule Poirot, author Agatha Christie’s fictional detective famous for using his “little grey cells” to solve crimes. In the same way, IPC standards development committees, when creating a standard to detect defects in circuit boards using Automated Optical Inspection (AOI), call on IPC A-Team, Hercule.
IPC Strengthens Global Focus with Promotion of Sanjay Huprikar to Chief Global Officer
05/08/2025 | IPCIPC, the global electronics association, announces the promotion of Sanjay Huprikar to chief global officer. This newly created position reflects the association’s forward-looking strategy and industry needs to strengthen the electronics supply chain.
Navigating Global Manufacturing in an Era of Uncertainty
05/07/2025 | Philip Stoten, ScoopThe EMS industry faces unprecedented challenges as global trade tensions rise and tariff announcements create market uncertainty. In an overview of IPC Europe’s podcast, MADE IN EUROPE, industry experts from GPV and Zollner examine how these developments impact our businesses and customers, and what strategies will prevail in this new landscape.
Nick Koop Launches IPC Flex Design Class
05/06/2025 | Andy Shaughnessy, Design007 MagazineNick Koop is director of flex technology for TTM Technologies, and he’s been a staple of IPC’s flex committees for decades. He’s also a longtime flex design instructor, and he’s about to debut a new IPC class, Flex and Rigid-Flex Design for Manufacturability, which will run May 12–21. In this interview, Nick tells us about this new class and what attendees can expect to learn.
The Government Circuit: Trump’s Trade War Disrupts the Electronics Ecosystem
05/06/2025 | Chris Mitchell -- Column: The Government CircuitThere is certainly no shortage of work to be done in the IPC Government Relations department, as the U.S. waged a tariff campaign on practically every industrial country in the world and several countries embarked on high-tech initiatives with a mix of approaches to the crucial foundations of electronics manufacturing. Indeed, the breadth and speed of U.S. President Donald Trump’s tariff campaign continues to be a serious challenge for our industry.