-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueIntelligent Test and Inspection
Are you ready to explore the cutting-edge advancements shaping the electronics manufacturing industry? The May 2025 issue of SMT007 Magazine is packed with insights, innovations, and expert perspectives that you won’t want to miss.
Do You Have X-ray Vision?
Has X-ray’s time finally come in electronics manufacturing? Join us in this issue of SMT007 Magazine, where we answer this question and others to bring more efficiency to your bottom line.
IPC APEX EXPO 2025: A Preview
It’s that time again. If you’re going to Anaheim for IPC APEX EXPO 2025, we’ll see you there. In the meantime, consider this issue of SMT007 Magazine to be your golden ticket to planning the show.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - smt007 Magazine
Novel Approach to Void Reduction Using Microflux Coated Solder Preforms
July 26, 2018 | By A. Lifton, P. Salerno, J. Sidone and O. Khaselev, Alpha Assembly SolutionsEstimated reading time: 8 minutes
Figure 5: Solder paste print design for QFN.
Components and solder preforms were placed from tape and reel using a production component placement machine with twin-head and 2N force. Samples were then inspected for skew prior to reflow in a production belt driven reflow oven per the reflow profiles defined in Figure 3. Finally, upon reflow, every component was subjected to X-ray voiding analysis capturing its largest single void size and total void percent under the thermal pad.
Results and Discussion
Voiding analysis was performed on all test assemblies. Statistical software was used to compare voiding performance and processing factors to generate a main effect plot to understand QFN voiding. The plot of the main effects on the voiding of the built assemblies are shown in Figure 6. Reviewing data, it was observed that no significant difference was observed between the two surface finishes (ImmSn and ImmAg) evaluated in this study. A very small effect of the reflow profile type was observed when all data was analyzed.
Figure 6: The main effects on voiding (%) – overall plot.
As expected, the lower voiding percentage was achieved with a high soak reflow profile compare to the straight ramp. Typically, higher soak profile allows more outgassing of volatiles during reflow, which could result in lower voiding. Reflow in nitrogen atmosphere resulted in lower voiding. Higher voiding levels were observed on the larger QFN component with thermal pad 5.4 x 5.4 mm. The results for the small and medium sized LCS and QFN packages were similar even though components’ thermal pads were very different (3.6 x 3.6 mm and 2.1 x 2.1 mm). Assemblies without vias and with through hole vias produced the least amount of voiding overall; whereas, plugged vias showed higher voiding level. The biggest effect contributing to the reduction in voiding was the use of the solder paste and preform (PF+paste) configuration versus solder paste only (SPO) configuration.
The solder paste only configuration was used as a benchmarking factor for the remainder of the analysis. The average voiding for the contributing factors for SPO configuration shown in Figure 7. The resultant voiding was approximately in 22% average range. ImmSn board finish and the high soak profile marginally drove to lesser voiding. Reflow atmosphere had very little impact on the voiding results overall. Unplugged vias were the most problematic of the three vias design in this study.
Figure 7: The main effects for SPO configuration.
Focusing on the results for PF+paste configuration only, an average voiding of 9% was measured. The overall average voiding for PF+paste configuration was more than two times lower relative to the SPO configuration. Figure 8 shows the main effect of various parameters on the voiding of the PF+Paste configuration. Unlike the SPO configuration, the primary contributor to voiding in the PF+Paste configuration was the reflow atmosphere. Reflow in nitrogen reduces voiding nearly to 5%. Clear correlation with component size and voiding performance was observed. Voiding levels of about 12% were observed on the larger QFN component with thermal pad 5.4 x 5.4 mm. Reduction in the size of the thermal pad down to 3.6 x 3.6 mm reduced voiding level down to around 9%. As expected, the smallest package with the thermal pad of 2.1 x 2.1 mm showed the lowest voiding level and it was about 5%. Like SPO configuration, assemblies with unplugged vias were the most problematic and produced higher voiding levels compared to another pad design.
Earlier conducted studies were undertaken to understand the effects of micro-flux coated solder preforms and voiding for bottom termination components (BTC). In the last several years a lot of advancement was achieved in flux chemistry development to improve voiding performance significantly. In the previous voiding studies it was identified that the higher preform-to-paste volume ratio on the pad contributed to lower voiding, specifically in nitrogen. It is evident that the increased solder volume from the preforms plays a critical role in void reduction.
To read the full version of this article, which was published in the June 2018 issue of SMT007 Magazine, click here.
Visit I-007eBooks to download your copies of Alpha micro eBook today:
The Printed Circuit Assembler’s Guide to… Low-Temperature Soldering
Suggested Items
Hunting for Clues: Feng Xue Solving Circuit Board 'Crimes' With AOI Standard
05/08/2025 | Linda Stepanich, IPCWhen residents in sleepy English villages needed a top-tier detective to solve a murder, they called on Belgian super-sleuth Hercule Poirot, author Agatha Christie’s fictional detective famous for using his “little grey cells” to solve crimes. In the same way, IPC standards development committees, when creating a standard to detect defects in circuit boards using Automated Optical Inspection (AOI), call on IPC A-Team, Hercule.
IPC Strengthens Global Focus with Promotion of Sanjay Huprikar to Chief Global Officer
05/08/2025 | IPCIPC, the global electronics association, announces the promotion of Sanjay Huprikar to chief global officer. This newly created position reflects the association’s forward-looking strategy and industry needs to strengthen the electronics supply chain.
Navigating Global Manufacturing in an Era of Uncertainty
05/07/2025 | Philip Stoten, ScoopThe EMS industry faces unprecedented challenges as global trade tensions rise and tariff announcements create market uncertainty. In an overview of IPC Europe’s podcast, MADE IN EUROPE, industry experts from GPV and Zollner examine how these developments impact our businesses and customers, and what strategies will prevail in this new landscape.
Nick Koop Launches IPC Flex Design Class
05/06/2025 | Andy Shaughnessy, Design007 MagazineNick Koop is director of flex technology for TTM Technologies, and he’s been a staple of IPC’s flex committees for decades. He’s also a longtime flex design instructor, and he’s about to debut a new IPC class, Flex and Rigid-Flex Design for Manufacturability, which will run May 12–21. In this interview, Nick tells us about this new class and what attendees can expect to learn.
The Government Circuit: Trump’s Trade War Disrupts the Electronics Ecosystem
05/06/2025 | Chris Mitchell -- Column: The Government CircuitThere is certainly no shortage of work to be done in the IPC Government Relations department, as the U.S. waged a tariff campaign on practically every industrial country in the world and several countries embarked on high-tech initiatives with a mix of approaches to the crucial foundations of electronics manufacturing. Indeed, the breadth and speed of U.S. President Donald Trump’s tariff campaign continues to be a serious challenge for our industry.