-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
In Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
Voices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
BGA Fanout Routing Overview
September 4, 2018 | Christian Keller, AltiumEstimated reading time: 1 minute
PCB developers are deluged with new challenges caused by increasing density and smaller components. Ball grid arrays (BGAs) create particular challenges during layout, with hundreds of connections in just a few square centimeters. Fortunately, designers now have options for addressing these issues.
Fanout and Escape Routing
Because of the density and distance from the connection points, only the two outermost rows of a BGA can be connected directly to surface circuit traces. All other terminals of the BGA cannot be connected in a direct path on the surface.
Fanout and escape routing is integrated in many PCB design systems to enable further connections. In fanout and escape routing, the two outermost rows, and all other rows of a BGA, are automatically connected to the center of the terminals via a short circuit trace that is executed at a 45° angle. This provides a blind via that forms a direct connection to the next signal layer. Routing can be executed on the next signal layer.
Using via-in-pad eliminates the need for the additional trace to the center of the connections, thereby creating additional space for circuit traces. Therefore, with via-in-pad, the through contact can be placed directly at the terminal of the BGA.
During circuit board manufacturing, these through contacts will be filled with a non-conducting medium and cured. Later, the ends are metallized, planarized, and also over-contacted. This makes the surface of the via flat and can be used the contacts of the BGA. This solution can be used for both stacked and staggered microvias and/or blind vias. IPC-4761 describes how via-in-pads, for example filled and capped vias (IPC-4761 Type VII), are prepared. Despite the higher manufacturing costs, via in pads will always be preferred, because of the higher integration density of BGAs and their lower inductance at high frequencies (signal quality).
To read this entire article, which appeared in the August 2018 issue of Design007 Magazine, click here.
Suggested Items
Seeing a Future in Mexico
07/09/2025 | Michelle Te, I-Connect007The Global Electronics Association (formerly known as IPC) has been instrumental in fostering a partnership with Guanajuato, a state north of Mexico City with 12 industrial clusters and close to 150 companies involved in electronics. This past spring, Alejandro Hernández, the undersecretary for investment promotion in Guanajuato, attended IPC APEX EXPO 2025 at the invitation of IPC Mexico Director Lorena Villanueva, where he met with several companies to discuss the opportunities available in Mexico. He is inviting electronics-related companies seeking long-term investment in a centrally located area with access to highways, railways, and ports.
The Global Electronics Association Releases IPC-8911: First-Ever Conductive Yarn Standard for E-Textile Application
07/02/2025 | Global Electronics AssociationThe Global Electronics Association announces the release of IPC-8911, Requirements for Conductive Yarns for E-Textiles Applications. This first-of-its-kind global standard establishes a clear framework for classifying, designating, and qualifying conductive yarns—helping to address longstanding challenges in supply chain communication, product testing, and material selection within the growing e-textiles industry.
IPC-CFX, 2.0: How to Use the QPL Effectively
07/02/2025 | Chris Jorgensen, Global Electronics AssociationIn part one of this series, we discussed the new features in CFX Version 2.0 and their implications for improved inter-machine communication. But what about bringing this new functionality to the shop floor? The IPC-CFX-2591 QPL is a powerful technical resource for manufacturers seeking CFX-enabled equipment. The Qualified Product List (QPL) helps streamline equipment selection by listing models verified for CFX compliance through a robust third-party virtual qualification process.
The Knowledge Base: A Conference for Cleaning and Coating of Mission-critical Electronics
07/08/2025 | Mike Konrad -- Column: The Knowledge BaseIn electronics manufacturing, there’s a dangerous misconception that cleaning and coating are standalone options, that they operate in different lanes, and that one can compensate for the other. Let’s clear that up now. Cleaning and conformal coating are not separate decisions. They are two chapters in the same story—the story of reliability.
Advancing Aerospace Excellence: Emerald’s Medford Team Earns Space Addendum Certification
06/30/2025 | Emerald TechnologiesWe’re thrilled to announce a major achievement from our Medford, Oregon facility. Andy Abrigo has officially earned her credentials as a Certified IPC Trainer (CIT) under the IPC J-STD-001 Space Addendum, the leading industry standard for space and military-grade electronics manufacturing.