-
-
News
News Highlights
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLearning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
iCD Releases Impedance Goal-seeking Functionality
May 2, 2019 | Barry Olney, In-Circuit Design Pty LtdEstimated reading time: 1 minute
In-Circuit Design Pty Ltd (iCD), Australia, developer of the iCD Design Integrity software, has released a new target Impedance Goal Seeking Algorithm to add to the Stackup Planner functionality. This release will be rolled out to all iCD support customers as an update to their current software.
“Impedance Goal Seeking Algorithms can be used to match the trace width and clearance to the desired characteristic or differential trace impedance. By simply entering the desired impedance value, multiple passes of the field solver automatically narrow down the variables to obtain the selected impedance,” said Barry Olney, CEO of iCD. “Also, in this release, we have updated the bi-directional interface to Cadence Allegro and OrCAD allowing Cadence users to incorporate the extensive library of over 33,250 rigid and flexible dielectrics into their PCB design flow. Using the exact materials, that are stocked by your preferred fabricator, can increase accuracy by up to 5%."
The iCD Design Integrity software builds on the familiar ease of use of the popular online iCD Impedance Calculator software. iCD first launched the online calculator in 1996 to assist PCB designers with their high-speed design impedance control requirements. “At that time, there was virtually no way to determine trace impedance (especially differential) without the use of expensive simulation tools that few designers had access to,” said Olney.
In 2010, iCD released the Stackup Planner as an application and over the past nine years we have continued to add functionality to meet the demand for impedance control, AC power distribution network (PDN) analysis and Coplanar Waveguide (CPW) planning.
A complete list of material manufacturers and product types, that are included in the iCD Stackup Planner are listed here. Click here for a quick demonstration video of the new iCD Goal Seeking Algorithm in action.
About In-Circuit Design Pty Ltd
In-Circuit Design Pty Ltd, based in Australia, developer of the iCD Design Integrity software incorporating the iCD Stackup, PDN and CPW Planner software, is a PCB Design Service Bureau and specialist in board level simulation. For further information or to download a free evaluation of the software, please visit www.icd.com.au
Suggested Items
Würth Elektronik Now an Infineon ‘Preferred Partner’
03/13/2025 | Wurth Elektronik eiSosWürth Elektronik, one of the leading manufacturers of electronic and electromechanical components, is broadening its collaboration with semiconductor manufacturers.
Elementary Mr. Watson: Ensuring a Smooth Handoff From PCB Design to Fabrication
03/13/2025 | John Watson -- Column: Elementary, Mr. WatsonAt the 2020 Tokyo Summer Olympics, the U.S. men's 4x100-meter relay team had high hopes of winning a medal. The team comprised some of the fastest sprinters in the world, but something went wrong. In a relay, four runners must smoothly pass their baton to the next runner inside a zone on the track. If a runner drops the baton or it’s passed outside the zone, the team risks disqualification. The U.S. team’s pass between the second and third runner was messy, slowing them down. By the time the last runner received the baton, the team had lost too much time. They finished sixth in their heat and didn’t qualify for the final.
Ventec International Group Announce Launch of VT-47LT IPC4101 /126 Prepreg for HDI
03/12/2025 | Ventec International GroupVentec International Group announce launch of VT-47LT IPC4101 / 126 Prepreg. Are Microvia Failures Plaguing Your HDI Any Layer Designs? High-density interconnect (HDI) designs are pushing the envelope - higher layer count HDI relies on complex microvia designs: skip vias, staggered microvias, and stacked microvias in sequential laminations.
TI Introduces the World's Smallest MCU, Enabling Innovation in the Tiniest of Applications
03/12/2025 | PRNewswireTexas Instruments (TI) introduced the world's smallest MCU, expanding its comprehensive Arm® Cortex®-M0+ MSPM0 MCU portfolio. Measuring only 1.38mm2, about the size of a black pepper flake, the wafer chip-scale package (WCSP) for the MSPM0C1104 MCU enables designers to optimize board space in applications such as medical wearables and personal electronics, without compromising performance.
Speaking the Same Language as Your Fabricator
03/12/2025 | Andy Shaughnessy, Design007 MagazineWe do indeed have a failure to communicate; designers and fabricators often seem to be talking past each other, which can lead to jobs being put on hold. We asked Jen Kolar, VP of engineering for Monsoon Solutions, and columnist Kelly Dack to share their thoughts on ways that we can break down the communication barrier between design and fabrication. As they point out, a design kickoff checklist and a solid review process can be invaluable tools in a designer’s toolbox.