-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueDesigning Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
Learning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Ultra-Clean Fabrication Platform Produces Nearly Ideal 2D Transistors
May 20, 2019 | Columbia EngineeringEstimated reading time: 3 minutes

Semiconductors, which are the basic building blocks of transistors, microprocessors, lasers, and LEDs, have driven advances in computing, memory, communications, and lighting technologies since the mid-20th century. Recently discovered two-dimensional (2D) materials, which feature many superlative properties, have the potential to advance these technologies, but creating 2D devices with both good electrical contacts and stable performance has proved challenging.
Image Caption: A Hall-bar device structure (see inset) is wire-bonded to a 16-pin chip-carrier. The chip-carrier allows for extensive electrical characterization of the device at both low temperatures and high magnetic fields.
Researchers at Columbia Engineering report that they have demonstrated a nearly ideal transistor made from a two-dimensional material stack—with only a two-atom-thick semiconducting layer—by developing a completely clean and damage-free fabrication process. Their method shows vastly improved performance compared to 2D semiconductors fabricated with a conventional process, and could provide a scalable platform for creating ultra-clean devices in the future.
“Making devices out of 2D materials is a messy business,” says James Teherani, assistant professor of electrical engineering. “Devices vary wildly from run to run and often degrade so fast that you see performance diminish while you’re still measuring them.”
Having grown tired of the inconsistent results, Teherani’s team set out to develop a better way to make stable devices. “So,” he explains, “we decided to separate the pristine device from the dirty fabrication processes that lead to variability.”
As shown in this new study, Teherani and his colleagues developed a two-step, ultra-clean nanofabrication process that separates the “messy” steps of fabrication—those that involve “dirty” metallization, chemicals, and polymers used to form electrical connections to the device—from the active semiconductor layer. Once they complete the messy fabrication, they could pick up the contacts and transfer them onto the clean active device layer, preserving the integrity of both layers.
“The thinness of these semiconductors is a blessing and a curse,” says Teherani. “While the thinness allows them to be transparent and to be picked up and placed wherever you want them, the thinness also means there's nearly zero volume—the device is almost entirely surface. Because of this, any surface dirt or contamination will really degrade a device.”
Currently, most devices are not encapsulated with a layer that protects the surface and contacts from contamination during fabrication. Teherani’s team showed that their method can now not only protect the semiconductor layer so that they don't see performance degradation over time, but it can also yield high performance devices.
Teherani collaborated with Jim Hone, Wang Fong-Jen Professor of Mechanical Engineering, making use of the fabrication and analysis facilities of the Columbia Nano Initiative and the National Science Foundation-funded Materials Research Science and Engineering Center at Columbia. The team made the transferred contacts from metal embedded in insulating hexagonal boron nitride (h-BN) outside a glovebox and then dry-transferred the contact layer onto the 2D semiconductor, which was kept pristine inside a nitrogen glovebox. This process prevents direct-metallization-induced damage while simultaneously providing encapsulation to protect the device.
The fabrication process for transferred contacts that yield nearly ideal transistors. Transferred contacts prevent contamination and damage to the 2D semiconductor that occur during fabrication of conventional contacts.
Video on the differences between 2D and 3D materials
Video on the step-by-step nanofabrication of 2D material stacks
Now that the researchers have developed a stable, repeatable process, they are using the platform to make devices that can move out of the lab into real-world engineering problems.
“The development of high performance 2D devices requires advances in the semiconductor materials from which they are made,” Teherani adds. “More precise tools like ours will enable us to build more complex structures with potentially greater functionality and better performance.”
About Columbia Engineering
Columbia Engineering, based in New York City, is one of the top engineering schools in the U.S. and one of the oldest in the nation. Also known as The Fu Foundation School of Engineering and Applied Science, the School expands knowledge and advances technology through the pioneering research of its more than 220 faculty, while educating undergraduate and graduate students in a collaborative environment to become leaders informed by a firm foundation in engineering. The School’s faculty are at the center of the University’s cross-disciplinary research, contributing to the Data Science Institute, Earth Institute, Zuckerman Mind Brain Behavior Institute, Precision Medicine Initiative, and the Columbia Nano Initiative. Guided by its strategic vision, “Columbia Engineering for Humanity,” the School aims to translate ideas into innovations that foster a sustainable, healthy, secure, connected, and creative humanity.
Suggested Items
EIPC Summer Conference 2025: PCB Innovation in Edinburgh
04/18/2025 | EIPCEIPC have very wisely selected this wonderful city in Scotland as the venue for their Summer Conference on June 3-4. Whilst delegates will be distilling the proven information imparted by the speakers in the day, in the evening they will be free spirits at the Conference Dinner.
Saki America, Appoints Mario Ramírez Galindo as Project Engineer in Mexico
04/17/2025 | Saki America,Saki America, Inc., an innovator in the field of automated optical and X-ray inspection equipment, is pleased to announce the appointment of Mario Ramírez Galindo as Project Engineer in Mexico. In this role, Mario will support Saki’s customers by providing technical expertise, process optimization, and project management to enhance manufacturing efficiency and inspection accuracy.
KOKI Announces Upcoming Webinar on Solder Voiding – Causes and Remedies
04/16/2025 | KOKIKOKI, a global leader in advanced soldering materials and process optimization services, is pleased to announce its upcoming webinar, “Solder Voiding—Causes and Remedies,” which will take place on Tuesday, April 22, 2025, at 12:00 PM CDT. Jerome McIntyre, Regional Sales & Applications Engineer at KOKI Americas, will present this live session.
Smart and Compact Sensors with Edge-AI
04/16/2025 | FraunhoferA newly launched interdisciplinary research project involving universities of Brandenburg and research institutions is developing new technological approaches for better and more effective integration of artificial intelligence at the edges of IT networks, so-called “edges”.
ASMC 2025 Showcases AI and Emerging Technologies Shaping the Future of Semiconductor Manufacturing
04/16/2025 | SEMIThe 36th annual Advanced Semiconductor Manufacturing Conference (ASMC) 2025 will be held May 5-8, 2025, in Albany, New York, bringing together leaders in semiconductor manufacturing to explore cutting-edge advancements driving high-volume production and AI-powered innovation.