-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current Issue
Spotlight on North America
A North America spotlight exploring tariffs, reshoring, AI demand, and supply chain challenges. Plus, insights on cybersecurity, workforce development, and the evolving role of U.S. electronics manufacturing.
Wire Harness Solutions
Explore what’s shaping wire harness manufacturing, and how new solutions are helping companies streamline operations and better support EMS providers. Take a closer look at what’s driving the shift.
Spotlight on Europe
As Europe’s defense priorities grow and supply chains are reassessed, industry and policymakers are pushing to rebuild regional capability. This issue explores how Europe is reshaping its electronics ecosystem for a more resilient future.
- Articles
- Columns
- Links
- Media kit
||| MENU - smt007 Magazine
Minimizing Voids in Solder Joints
June 7, 2019 | Rehm Thermal SystemsEstimated reading time: 2 minutes
Dr. Hans Bell of Rehm Thermal Systems, Henryk Maschotta of Thales Deutschland GmbH, and Dr. Heinz Wohlrabe of TU Dresden presented the results of their project on reducing void content in the solder joints of land grid arrays (LGAs) at a soldering seminar during the Technology Days of the recent SMTconnect show in Nuremberg. They also discussed important influencing factors.
For their investigation, modules were equipped with LGA32 and LGA35 (Figure 1), among others. The internal structure of this LGA and the complex two-sided assembly made X-ray analysis particularly difficult with regard to the robust evaluation of the void content in the solder joints (Figure 2).
Figure 1: Solder side (bottom) of the LGA35.
Within the scope of the project, various X-ray methods, such as 2D X-ray laminography and X-ray CT, were used for comparative purposes in order to obtain evaluable data. In addition to the variations of the PCB design and the material parameters, the final vacuum pressure has been the overall influencing factor on the minimization of the void content. With decreasing pressure in the environment of the molten solder joints, their void content decreases significantly.
Figure 2: CT image of the soldered LGA32, internal structure.
Figure 3: Dark field image of an LGA solder joint.
In general, good LGA solder joints could be produced. The solder wetting of both the LGA connections and the PCB pads was uncritical, as the metallographic investigations prove. The solder gap characteristics essentially correspond to theoretical expectations and the variance is more influenced by the design of the PCB pads than by the voids. The microsections produced reveal the details of the topography of both joining partners, the printed circuit board and the LGA.
Figure 3 shows a section of an LGA32 solder joint in darkfield contrast, on which the dimensions of the respective solder resist masks and the gap remaining between them are measured. Only these remaining 13µm gaps allow the LGA to float in (self-centering) during soldering. Tolerances in the general manufacturing process can further shrink this gap so that both solder resist masks lie on top of each other, making it impossible for the LGA to float in.
Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
AQUANOX A4727 and A4625 Lead KYZEN Offerings at SMTA Oregon Expo and Tech Forum
05/06/2026 | KYZENKYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Oregon Expo and Tech Forum scheduled to take place Thursday, May 19 at the Wingspan Event and Conference Center in Hillsboro, Oregon.
Connect the Dots: Designing for the Future of Manufacturing Reality—Surface Finish
05/07/2026 | Matt Stevenson -- Column: Connect the DotsWhen designing the complex boards that many electronic devices require to operate, designers should consider manufacturability at every step. This is my last article focused on designing for the always-evolving manufacturing reality. Choosing the right surface finish has always been important. If you are creating intricate designs with a wide variety of components, like for an ultra-high density interconnect (UHDI) board, surface finish is a critical last step.
Indium to Showcase High-Performance AI Application Solutions at SEMICON SEA 2026
05/01/2026 | Indium CorporationAs a leading provider of advanced materials solutions for today’s demanding AI applications, Indium Corporation® will feature its high-reliability product portfolio at SEMICON SEA 2026, May 5-7, in Kuala Lumpur, Malaysia.
ACCM Unveils Negative and Near-zero CTE Materials for Large-Format AI Chips
04/21/2026 | Advanced Chip and Circuit MaterialsAdvanced Chip and Circuit Materials, Inc. (ACCM) has launched two new materials: Celeritas HM50, with a negative coefficient of thermal expansion (CTE) of -8 ppm/°C to offset the positive CTE and expansion of copper with temperature on circuit boards, and Celeritas HM001, with near-zero CTE and the low-loss performance needed for high-speed signal layers to 224 Gb/s and faster in artificial intelligence (AI) circuits.
SMTA Ultra HDI Symposium, Day 2: Fragile Supply Chains, Fierce Innovation
04/14/2026 | Marcy LaRont, I-Connect007The Arizona weather yielded another beautiful day as we gathered for the second day of SMTA’s annual UHDI symposium. After the first full day discussing the role of AI in business and the how-tos of implementation, Avondale Mayor Mike Pineda kicked off day two, proud to showcase his city and to declare its important place in the continued development of the West Valley, an increasingly important area for tech and manufacturing.