-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current Issue
Spotlight on North America
A North America spotlight exploring tariffs, reshoring, AI demand, and supply chain challenges. Plus, insights on cybersecurity, workforce development, and the evolving role of U.S. electronics manufacturing.
Wire Harness Solutions
Explore what’s shaping wire harness manufacturing, and how new solutions are helping companies streamline operations and better support EMS providers. Take a closer look at what’s driving the shift.
Spotlight on Europe
As Europe’s defense priorities grow and supply chains are reassessed, industry and policymakers are pushing to rebuild regional capability. This issue explores how Europe is reshaping its electronics ecosystem for a more resilient future.
- Articles
- Columns
- Links
- Media kit
||| MENU - smt007 Magazine
Cavity Board SMT Assembly Challenges (Part 2)
July 3, 2019 | Dudi Amir and Brett Grossman, Intel CorporationEstimated reading time: 12 minutes
Editor’s Note: This is the second part of this article. Click here to read Part 1. This paper was first presented at SMTAI 2018 and published in the proceedings.
Stencil Selection and Design
To print solder paste into a cavity on a two-level board, a 3D stencil is required. A 3D stencil is a stencil comprised of different print levels [2]. In this case, there are two levels: the board surface and the board cavity. This differentiates it from a step-up and step-down stencil that has only one level—the board surface—which is used to print paste to achieve a thinner or a thicker deposit by varying the thickness of the stencil foil.
There are a few technologies available to build 3D stencils. The experiments in this study focused on three stencil technologies: electroformed, machined, and welded. Electroformed stencils use a metal deposition process to build a stencil and cavity around a built mandrel. The foil thickness grows as a function of time so that the process can create any stencil thickness. It forms a good quality stencil with a very smooth surface. A machined stencil requires using a machine tool to remove material from the original metal sheet to create a cavity. Some of the advantages to this method are that it provides options to selectively define the stencil thickness and to have a different thickness inside the cavity. It can also selectively machine a chamfer or have straight walls as selected by the design. Finally, a welded stencil has a hole cut into the foil where the cavity is needed. A cup is spot-welded on the foil to cover the hole. In this technology, there is a larger keep-out zone (KOZ) needed for the welding process. It also provides limited cavity depths due to set foil thickness and alignment challenges. Figure 14 shows images of the stencil cavity from all three 3D stencil technologies.
Figure 14: Stencil technology.
Each stencil technology has a unique signature that can impact the selection of that technology. Figure 14a shows an electroformed stencil with a smooth surface and a taper on both the paste and board side of the cavity walls. This taper is required in the electroforming process for easy release from the mandrill.
Figure 14b shows a machined cavity where the paste side has round corners while the board side has flat walls due to the machining process. The welded stencil in Figure 14c has flat walls with no taper and a couple of rows of spots from the welding process. The surface near the welded area is coarser, and the KOZ from the BGA aperture is smaller compared to the other stencils. There is no one stencil technology solution that can fit all applications. Selection should be made to fit the particular application in terms of build quantity, lead time, budget, cavity depth, and KOZ.
Table 2 provides comparisons of one design case for the different stencil technologies to a standard laser cut stencil in terms of cost and lead time. These estimates can change depending on the design.
Table 2: Stencils cost and lead time.
In this evaluation, the stencils’ apertures on the BGA were 330 μm square. The stencil thickness was 100 μm (4 mils). Since excessive paste was expected in the cavity, an additional machined stencil was made with reduced stencil thickness in the cavity area. The thickness was only 90 μm (3.5 mils) to reduce the risk of bridging. As mentioned, stencils from all three technologies were used in the evaluation.
SMT Setup Challenges
To use a 3D stencil with a cavity on a paste printing machine, a metal blade squeegee with two slits is used. Figure 15 shows a squeegee with two slits. The part of the squeegee between the two slits is the section that is riding inside the cavity. It has a clearance of about 0.15 mm from the cavity wall on each side to compensate for positional errors and be able to apply the full pressure to the cavity.
Figure 15: Slit squeegee.
It is critical during the printer set up to align the slit with the cavity. This may require a few trials and needs to be done to each blade separately since each blade has its own holder. A good practice is to run the blade with low pressure and speed on the stencil and observe the position of the slit. After adding the paste to the stencil, the paste lines will help to determine the correct position.
Figure 16: Slit squeegee alignment.
Figure 16a shows an improper setup where the squeegee blade needs to move to the right. The slit to the left of the cavity is riding outside of the cavity walls, causing excessive solder paste. Figure 16b shows the proper setup of the squeegee slit in the cavity where both slits are riding inside the cavity. Some paste printing machine suppliers offer a lateral squeegee adjustment, which makes this task much easier. Figure 17 illustrates a squeegee blade holder with a lateral squeegee adjustment installed.
Figure 17: Slit squeegee with a lateral adjustment head.
There are no special considerations for setup in the pick-and-place (PnP) machine or the reflow oven due to the cavity. It is worth mentioning that in the board file, the BGA pads in the cavity are non-existent on the first layer as they normally are on standard boards. Some SMT tools cannot deal with multilevel BGA pads. For example, SPI tools will need to have a modified board file which transfers the paste layer to one level. The board file image in Figure 7 illustrates this issue. Figure 7a is the information typically provided to the SPI tool, which clearly provides no reference to the BGA pads located in the cavity. Figure 7b is the result of merging the PCB bottom and the cavity layer artwork such that all of the necessary information can be provided to the SPI tool.
Page 1 of 4
Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
AQUANOX A4727 and A4625 Lead KYZEN Offerings at SMTA Oregon Expo and Tech Forum
05/06/2026 | KYZENKYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Oregon Expo and Tech Forum scheduled to take place Thursday, May 19 at the Wingspan Event and Conference Center in Hillsboro, Oregon.
Connect the Dots: Designing for the Future of Manufacturing Reality—Surface Finish
05/07/2026 | Matt Stevenson -- Column: Connect the DotsWhen designing the complex boards that many electronic devices require to operate, designers should consider manufacturability at every step. This is my last article focused on designing for the always-evolving manufacturing reality. Choosing the right surface finish has always been important. If you are creating intricate designs with a wide variety of components, like for an ultra-high density interconnect (UHDI) board, surface finish is a critical last step.
Indium to Showcase High-Performance AI Application Solutions at SEMICON SEA 2026
05/01/2026 | Indium CorporationAs a leading provider of advanced materials solutions for today’s demanding AI applications, Indium Corporation® will feature its high-reliability product portfolio at SEMICON SEA 2026, May 5-7, in Kuala Lumpur, Malaysia.
ACCM Unveils Negative and Near-zero CTE Materials for Large-Format AI Chips
04/21/2026 | Advanced Chip and Circuit MaterialsAdvanced Chip and Circuit Materials, Inc. (ACCM) has launched two new materials: Celeritas HM50, with a negative coefficient of thermal expansion (CTE) of -8 ppm/°C to offset the positive CTE and expansion of copper with temperature on circuit boards, and Celeritas HM001, with near-zero CTE and the low-loss performance needed for high-speed signal layers to 224 Gb/s and faster in artificial intelligence (AI) circuits.
SMTA Ultra HDI Symposium, Day 2: Fragile Supply Chains, Fierce Innovation
04/14/2026 | Marcy LaRont, I-Connect007The Arizona weather yielded another beautiful day as we gathered for the second day of SMTA’s annual UHDI symposium. After the first full day discussing the role of AI in business and the how-tos of implementation, Avondale Mayor Mike Pineda kicked off day two, proud to showcase his city and to declare its important place in the continued development of the West Valley, an increasingly important area for tech and manufacturing.