- design007 Magazine
Latest IssuesCurrent Issue
In this issue, we discuss some of the challenges, pitfalls and mitigations to consider when designing non-standard board geometries. We share strategies for designing odd-shaped PCBs, including manufacturing trade-offs and considerations required for different segments and perspectives.
- Events||| MENU
- design007 Magazine
Orange Co. Designers Council Meeting July 18July 3, 2019 | Scott McCurdy, Freedom CAD Services
Estimated reading time: 1 minute
The Orange County Chapter of the IPC Designers Council will hold a “Lunch ‘n’ Learn” meeting on July 18 at JT Schmid’s Restaurant & Brewery in Anaheim.
The special guest speaker will be Julie Ellis, field application engineer with TTM. Julie will present “How Fabrication Processes Determine DFM Guidelines: A detailed look at fabrication realities to help you understand capabilities and trade-offs.”
PCB designers struggle with many challenges when planning a layout, as many factors in the fabrication process must be considered. Board shops must constantly invest in equipment and process technologies to improve their manufacturing yields as complexity grows.
Julie’s presentation will help attendees design a better PCB through a deeper understanding of major processes demonstrated in PCB101. For example, design rules are different for mechanically drilled vs. laser drilled holes, and using laser drill pad diameters for through-hole requirements may kill your project in production.
Julie will define key fabricator concerns caused by the interplay between material and process tolerances and how they stack up. The end results are minimum DFM guidelines that will generate the highest yields at the fabricator. Each fabricator’s site guidelines are established based on their unique equipment sets. The equipment sets are selected to support different technologies ranging from heavy Cu to microBGA designs.
At the end of this presentation, attendees will understand why different fab facilities have different capabilities, as well as how to identify and apply the correct design guidelines related to registration, aspect ratio and annular ring for mechanical through-hole vs. microvia blind hole, etching, plated layer vs. non-plated layer finished Cu thickness, and VIPPO (via-in-pad, plated over).
JT Schmid’s Restaurant & Brewery, in the Reagan Room
2610 E. Katella Ave.
Anaheim, California 92806
(Across from the Honda Center)
The cost to attend this “Lunch ‘n’ Learn” event is $15 at the door. We are pleased to have Altium’s sponsorship to help us with the cost of the luncheon. Please RSVP no later than noon on Wednesday, July 17, so we can get a good headcount.
There are two ways to RSVP:
President, IPC Designers Council, Orange County Chapter
Cadence’s digital and custom/analog flows are certified on the Intel 18A process technology. Cadence® design IP supports this node from Intel Foundry, and the corresponding process design kits (PDKs) are delivered to accelerate the development of a wide variety of low-power consumer, high-performance computing (HPC), AI and mobile computing designs.
Intel Corp. (INTC) launched Intel Foundry as a more sustainable systems foundry business designed for the AI era and announced an expanded process roadmap designed to establish leadership into the latter part of this decade.
Keysight, Intel Foundry Partner to Certify Electromagnetic Simulation Software for Intel 18A Process Technology02/22/2024 | BUSINESS WIRE
Keysight Technologies, Inc. announces that the RFPro electromagnetic (EM) simulation software, part of the Keysight EDA Advanced Design System (ADS) integrated tool suite, is now certified by Intel Foundry for design engineers targeting Intel 18A process technology.
I-Connect007 has just released the latest episode of its podcast series, On the Line with..., which focuses on designing for reality in the electronics industry. In this episode, host Nolan Johnson talks with ASC Sunstone VP/Manager Matt Stevenson about CAD tool features and data formats that help designers make better decisions and transfer better designs to manufacturing.
Intel Foundry Services (IFS) and Cadence Design Systems, Inc. (Nasdaq: CDNS) announced they have expanded their partnership and entered into a multiyear strategic agreement to jointly develop a portfolio of key customized IP, optimized design flows and techniques for Intel 18A technology featuring RibbonFET gate-all-around transistors and PowerVia backside power delivery.