-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Orange Co. Designers Council Meeting July 18
July 3, 2019 | Scott McCurdy, Freedom CAD ServicesEstimated reading time: 1 minute
The Orange County Chapter of the IPC Designers Council will hold a “Lunch ‘n’ Learn” meeting on July 18 at JT Schmid’s Restaurant & Brewery in Anaheim.
The special guest speaker will be Julie Ellis, field application engineer with TTM. Julie will present “How Fabrication Processes Determine DFM Guidelines: A detailed look at fabrication realities to help you understand capabilities and trade-offs.”
PCB designers struggle with many challenges when planning a layout, as many factors in the fabrication process must be considered. Board shops must constantly invest in equipment and process technologies to improve their manufacturing yields as complexity grows.
Julie’s presentation will help attendees design a better PCB through a deeper understanding of major processes demonstrated in PCB101. For example, design rules are different for mechanically drilled vs. laser drilled holes, and using laser drill pad diameters for through-hole requirements may kill your project in production.
Julie will define key fabricator concerns caused by the interplay between material and process tolerances and how they stack up. The end results are minimum DFM guidelines that will generate the highest yields at the fabricator. Each fabricator’s site guidelines are established based on their unique equipment sets. The equipment sets are selected to support different technologies ranging from heavy Cu to microBGA designs.
At the end of this presentation, attendees will understand why different fab facilities have different capabilities, as well as how to identify and apply the correct design guidelines related to registration, aspect ratio and annular ring for mechanical through-hole vs. microvia blind hole, etching, plated layer vs. non-plated layer finished Cu thickness, and VIPPO (via-in-pad, plated over).
Location
JT Schmid’s Restaurant & Brewery, in the Reagan Room
2610 E. Katella Ave.
Anaheim, California 92806
(Across from the Honda Center)
Cost
The cost to attend this “Lunch ‘n’ Learn” event is $15 at the door. We are pleased to have Altium’s sponsorship to help us with the cost of the luncheon. Please RSVP no later than noon on Wednesday, July 17, so we can get a good headcount.
There are two ways to RSVP:
- Click here to RSVP
- Or email your RSVP
Thank you!
Scott McCurdy
President, IPC Designers Council, Orange County Chapter
Suggested Items
Indium Corporation to Showcase HIA Materials at ECTC
05/07/2024 | Indium CorporationAs an industry leader in innovative materials solutions for semiconductor packaging and assembly, Indium Corporation® will feature its advanced products designed to meet the evolving challenges of heterogeneous integration and assembly (HIA) and fine-pitch system-in-package (SiP) applications at the 74th Electronic Components and Technology Conference (ECTC), May 28‒31, in Denver, Colorado.
Siemens Delivers New Solido IP Validation Suite
05/07/2024 | SiemensSiemens Digital Industries Software introduced Solido™ IP Validation Suite software, a comprehensive, automated signoff solution for quality assurance across all design intellectual property (IP) types, including standard cells, memories and IP blocks.
Altair Acquires Research in Flight, Forging a New Path for Aerodynamic Analysis
05/07/2024 | AltairAltair a global leader in computational intelligence, announced it has acquired Research in Flight, maker of FlightStream®, which provides computational fluid dynamics (CFD) software with a large footprint in the aerospace and defense sector and a growing presence in marine, energy, turbomachinery, and automotive applications.
Happy’s Tech Talk #28: The Power Mesh Architecture for PCBs
05/07/2024 | Happy Holden -- Column: Happy’s Tech TalkA significant decrease in HDI substrate production cost can be achieved by reducing the number of substrate layers from conventional through-hole multilayers and microvia multilayers of eight, 10, 12 (and more), down to four. Besides reducing direct processing steps, yield will increase as defect producing operations are eliminated.
Hirose Launches Solution Partner Network to Address Changing Design Challenges
05/06/2024 | HiroseHirose, a leader in the design and manufacturing of innovative connector solutions, has established a Solution Partner Network that enables OEMs to quickly explore product design, specialty IP, and component fulfillment options that best suit their needs.