-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLearning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
IPC High-reliability Forum and Microvia Summit Review, Part II
August 6, 2019 | Pete Starkey, I-Connect007Estimated reading time: 8 minutes

Editor’s Note: Click here to read Part I.
The Microvia Summit on May 16 was a special feature of the 2019 event, since microvia challenges and reliability issues have become of great concern to the PCB manufacturing industry. It provided updates on the work of members of the IPC V-TSL-MVIA Weak Interface Microvia Failures Technology Solutions Subcommittee and opportunities to learn about latest developments in methods to reveal and explain the presence of latent defects, identify causes and cures, and be able to consistently and confidently supply reliable products.
Dr. Michael H. Azarian of CALCE at the University of Maryland explored the effects of design and manufacturing factors on the reliability of microvia interconnects, discussing the relative strengths and weaknesses of blind, buried, isolated, staggered, and stacked microvias in HDI circuits. He stressed this point, “What looks like a relatively simple structure is actually associated with a vast number of design and process parameters that can impact reliability.”
Azarian began by considering quality issues associated with microvia filling by electrolytic copper plating. Incomplete filling or voiding could degrade reliability through localised stress concentration reducing fatigue life. He then showed several examples of corner cracks, barrel cracks, and interface separation, some attributed to inadequate process control, some to brittle fracture of the electroless copper.
Also, Azarian used finite element analysis to help determine the effects of microvia defects and process parameters on microvia lifetime, using fatigue modelling to simulate a series of solder reflow cycles followed by thermal cycling. He commented that the total strain range of the first solder reflow cycle was much larger than that of the second and third cycles due to work hardening of the copper. Fatigue life was affected by the size and shape of voids, and Azarian observed that small spherical voids actually increased the fatigue life, whereas for conical voids, the fatigue life decreased with the void size. Microvia aspect ratio also affected fatigue life when voids were present, and for a given conical void shape and volume ratio, the smaller the aspect ratio, the longer the microvia fatigue life. CALCE developed a second-order regression model to predict the cycles to failure of copper-filled stacked microvias under thermal loading and used finite element modelling for fracture analysis
Then, Azarian highlighted some of the challenges involved in microvia testing and the detection of delamination and cracking, particularly at the early stages of degradation. Advantage had been taken of the high-frequency skin effect to monitor interconnect degradation by observing changes in RF impedance. And time-domain reflectometry at high frequencies provided a further route to the early detection of interconnect failure.
Lance Auer from Conductor Analysis Technologies reported highlights from IPC committee meetings at IPC APEX EXPO 2019 and the movement towards performance-based acceptance testing for microvia reliability. He commented on the shortcomings of testing to existing IPC 6010-series specifications, which often did not identify the failures. There had been many examples of failures after passing all testing requirements, observed at in-circuit test after reflow, at environmental stress screening during box-level assembly, or in the field by the end customer. And traditional microsection techniques were not always capable of detecting many of these defects.
The IPC V-TSL-MVIA Weak Interface Microvia Failures Technology Solutions Subcommittee reported its findings during an open forum at IPC APEX EXPO 2019. In response, IPC issued a warning statement about post-fabrication microvia failures occurring during reflow but remaining undetectable at room temperature.
Several OEMs had been successfully screening lots with D-coupon testing per Method 2.6.27 Appendix A of IPC-TM-650, and IPC was moving away from traditional microsection evaluation towards performance-based acceptance testing. Reflow simulation testing for structural integrity during thermal stress was being added into the IPC-6012E qualification and performance specification for rigid printed boards.
Auer summarised the recommendations for performance-based acceptance testing agreed at the APEX 2019 committee meetings. He demonstrated the thermal profiles for reflow simulation and thermal shock testing and showed examples of change-in-resistance measurements corresponding to microvia failures. The suggested drawing notes described the design of IPC D-coupons, the number to be tested per manufacturing panel, the conditions for reflow simulation and acceptance criteria for change in resistance, the conditions for thermal shock and acceptance criteria for change in resistance, and the reporting of results.Page 1 of 2
Suggested Items
KYZEN to Highlight Stencil and Cleaning Solutions at SMTA Monterrey
03/27/2025 | KYZEN'KYZEN, the global leader in innovative environmentally friendly cleaning chemistries, will exhibit at the SMTA Monterrey Expo & Tech Forum scheduled to take place on Thursday, April 10 at the Cintermex Convention Center in Monterrey, Nuevo León. KYZEN cleaning experts will be on-site highlighting stencil cleaning chemistries KYZEN E5631J and CYBERSOLV C8882.
Indium to Showcase Proven EV Products and High-Reliability Alloys at Productronica China
03/26/2025 | Indium CorporationAs a global materials supplier and trusted partner in electric vehicle (EV) and e-Mobility manufacturing, Indium Corporation® is proud to showcase its high-reliability alloys and soldering solutions at Productronica China, March 26-28, in Shanghai, China.
SolderKing Enhances Brainboxes' Electronics Manufacturing with Expert Support and Advanced Materials
03/26/2025 | SolderKingIn modern electronics manufacturing, success relies on more than high-quality soldering materials. Technical knowledge and process expertise are just as crucial for achieving consistent results. SolderKing, a leading UK manufacturer, provides both, combining advanced consumables with specialist support to help manufacturers optimise their soldering processes.
AIM to Highlight Type 5 Solder and Other Leading Products at SMTA Monterrey Expo & Tech Forum
03/20/2025 | AIM SolderAIM Solder, a leading global manufacturer of solder assembly materials for the electronics industry, is pleased to announce its participation in the upcoming SMTA Monterrey Expo & Tech Forum taking place on April 10 at Cintermex in Monterrey, Nuevo Leon, Mexico.
Hentec Industries/RPS Automation to Showcase Valence 2508 at IPC Expo 2025
03/17/2025 | Hentec Industries/RPS AutomationThe Valence 2508 Selective Soldering System is engineered for high-mix, high-volume, advanced PCB production. It supports boards ranging from 25 x 25 mm to 559 x 559 mm (1 x 1 in. to 22 x 22 in.), with a maximum processing area of 508 x 508 mm (20 x 20 in.).