The Knowledge Base: The Era of Advanced Packaging
Standard of Excellence: Finding and Developing Future Leaders in Manufacturing
Global Sourcing Spotlight: Navigating the Variables of Holiday Schedules in Global Sourcing
Reminder: Call-for-Participation Webinar 1st Level Interconnect Void Characterization Project
December 9, 2019 | iNEMIEstimated reading time: 1 minute
Flip chip electronic packages are commonly used to address today’s high-density interconnect needs. However, the formation of small voids (micro-voids) can occur in solder-based flip chip joints during the assembly process and these voids tend to grow after multiple reflows. This can be a concern for certain applications that involve high electrical and thermal flux across the flip chip where void formation can have an impact on electromigration in the joint. The presence of a void can accelerate complete open failure due to electromigration.
This project will study voids in flip chip interconnect to determine their location and volume. It will also seek to understand how voiding in 1st level interconnect affects product reliability and what level of voiding is acceptable while maintaining reliability requirements. The project will have two distinct phases:
- Phase 1: Determine recommended inspection capabilities for micro-voids in 1st level interconnect materials
- Phase 2: Determine the relationship between voids and the electrical and mechanical reliability of the assembly
The project is expected to develop technical guidelines regarding acceptable voiding characteristics for flip chip interconnects that can be shared with industry and relevant standards bodies.
The 1st Level Interconnect Void Characterization Project is led by Lee Kor Oon (Intel) as project leader, with Sze Pei Lim (Indium) and Kiyoshi Ooi (Shinko) as co-leaders.
Call-for-Participation Webinars
If you are interested in this project, please join us for one of our call-for-participation webinars. These webinars are open to industry (iNEMI membership is not required). Participants must register in advance — click on the links below to register. For additional information, please contact Masahiro Tsuriya (m.tsuriya@inemi.org).
Session 1 (APAC)
Date: December 12, 2019
Time: 10:00 a.m. JST (Japan)
9:00 a.m. CST (China)
8:00 p.m. EST (U.S.) on Dec. 11
5:00 p.m. PST (U.S.) on Dec. 11
Session 2 (Americas and EMEA)
Date: December 12, 2019
Time: 7:00 a.m. EST (U.S.)
1:00 p.m. CET (Europe)
8:00 p.m. CST (China)
9:00 p.m. JST (Japan)
Share on:
Suggested Items
Book Excerpt: The Printed Circuit Assembler’s Guide to... Low-Temperature Soldering, Vol. 2, Chapter 5
12/23/2024 | I-Connect007 Editorial TeamChapter 5 introduces the advantages of using low-temperature soldering for through-hole components, including cost efficiency, reliability improvement, and reduced warpage. Also covered: the evaluation of different fluxes and the performance of HRL3 in wave soldering and selective soldering processes.
Overview of Soldering Systems With Vacuum
12/18/2024 | Dr. Paul Wild, Rehm Thermal Systems GmbHWhen soldering electronic assemblies, the focus of the vacuum application is on the removal of volatile substances from the solder joints and the associated reduction of pore formation. Particularly in the thermal management of power electronics components, pores can cause so-called hotspots with higher temperatures due to their poor heat conduction. These hotspots can lead to overheating of the components on the one hand and to thermally induced destruction of the solder structure on the other.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
12/13/2024 | Andy Shaughnessy, I-Connect007This week, Peter Tranitz discusses the upcoming Pan-European Electronics Design Conference, set for Jan. 29-30 in Vienna, Austria. Pete Starkey brings us a review of the most recent EIPC Technical Snapshot webinar, which featured a global PCB maker update by Dr. Hayao Nakahara. Don't miss our interview with Manfred Huschka, who explains how companies can begin their own China Plus One plan. Stan Farnsworth breaks down photonic soldering and discusses its use in soldering materials that are not typically compatible. I also enjoyed Dan Beaulieu’s discussion on the value of consistency, and why just showing up for work is half the battle, especially in an inconsistent, evolving industry like ours.
Advancing Photonic Soldering
12/11/2024 | Nolan Johnson, SMT007 MagazineStan Farnsworth, director of customer satisfaction at PulseForge, discusses the advancements in photonic soldering that highlight its energy efficiency and versatility. Over the past two years, the company has refined its applications for flexible substrates and energy reduction, finding that photonic soldering allows the processing of materials that typically aren’t thermally compatible and offers significant energy savings compared to traditional methods.
Indium Introduces New ROL0 and Halogen-free Flux-cored Wire
12/11/2024 | Indium CorporationIndium Corporation announced the global availability of CW-807RS, a new high-reliability, halide- and halogen-free flux-cored wire that improves wetting speeds and cycle times for electronics assembly and robot soldering applications.