Designers Notebook: Layer Stackup Planning for RF Circuit Boards
Connect the Dots: Involving Manufacturers Earlier Prevents Downstream Issues
Global PCB Connections: The Next Wave of HDI PCBs– How Design Engineers Can Stay Ahead
Don't Miss DVCon U.S. 2020
February 24, 2020 | GlobeNewswireEstimated reading time: 1 minute
The 32nd annual Design and Verification Conference and Exhibition U.S. (DVCon U.S.), sponsored by Accellera Systems Initiative, begins next week with an information-packed, comprehensive four-day technical program. DVCon U.S. will be held March 2?5 at the DoubleTree Hotel in San Jose, California.
Attendees can look forward to a wide variety of topics among the 40 technical papers, four tutorials, 20 posters, 10 short workshops and two panels. The keynote address will focus on artificial intelligence for design automation.
Accellera Day opens the conference on Monday with a full morning tutorial, “Portable Stimulus: What’s Coming in 1.1 and What it Means for You” presented by members of the Accellera Portable stimulus Working Group. An Accellera-sponsored luncheon will follow with updates on Accellera activities, the presentation of the 2020 Technical Excellence Award, an update from the new Functional Safety Working Group Chair, and a panel focused on Portable Stimulus. Monday afternoon will have six short workshops to choose from, followed by the opening of the exhibition and reception.
Tuesday begins with paper sessions on Formal Verification I, Portable Stimulus and Automating Verification Solutions, followed by the poster session. The keynote address, “Artificial Intelligence for Design Automation,” will be presented by Dr. Anirudh Devgan, president of Cadence Design Systems. Tuesday afternoon there will be sessions on UVM Strategies, Verification Potpourri and Power-Aware Designand Verification.
Wednesday will feature two panels: “New Chip Designs Create a Tidal Wave of Change” and “Predicting the Verification Flow of the Future.” Paper sessions include: Hybrid Verification, Verification Strategies, Formal Verification II, Verification Processes and Methodologies, SystemVerilog Solutions, and Reset Domain Challenges.
Thursday will have three sponsored morning tutorials followed by four afternoon short workshops. For a complete list of the topics and presenters on Thursday, visit the agenda.
In addition to the Accellera-sponsored luncheon on Monday, Cadence will host the luncheon on Tuesday, “Towards Intelligent System Design with AI Enabled EDA.” Wednesday’s luncheon will be hosted by Synopsys, “Industry Leaders Verify with Synopsys,” and the luncheon on Thursday, “Optimizing Time to Bug, Don’t Panic!!” will be hosted by Mentor, A Siemens Business.
The DVCon Expo will be open Monday evening from 5:00?7:00pm and Tuesday and Wednesday from 2:30?6:00pm. There will be a reception each evening during the Expo.
For the complete DVCon U.S. 2020 schedule, including more detailed information on each session, visit www.dvcon.org.
Share on:
Suggested Items
Metanoia Licenses Cadence Tensilica ConnX 230 DSP for New SDR Platform
03/26/2025 | Cadence Design SystemsThe transition from analog to software-defined radio (SDR) represents a significant advancement in communication technology. Traditional analog systems rely heavily on fixed hardware for signal processing, which limits their flexibility and adaptability.
Cadence Joins Intel Foundry Accelerator Design Services Alliance
03/17/2025 | Cadence Design SystemsCadence is expanding its collaboration with Intel Foundry by officially joining the Intel Foundry Accelerator Design Services Alliance! This collaboration amplifies both companies' efforts to drive innovation, support advanced chip design, and solidify Intel Foundry as a leader in cutting-edge semiconductor solutions.
Intel Appoints Lip-Bu Tan as Chief Executive Officer
03/13/2025 | Intel CorporationIntel Corporation announced that its board of directors has appointed Lip-Bu Tan, an accomplished technology leader with deep semiconductor industry experience, as chief executive officer, effective March 18.
Cadence Reports Q4, Fiscal Year 2024 Financial Results
02/20/2025 | Cadence Design SystemsYear-end backlog was $6.8 billion and current remaining performance obligations (cRPO), contract revenue expected to be recognized as revenue in the next 12 months, was $3.4 billion
MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
01/27/2025 | Cadence Design SystemsCadence announced that MediaTek has adopted the AI-driven Cadence® Virtuoso® Studio and Spectre® X Simulator on the NVIDIA accelerated computing platform for its 2nm development.