Connect the Dots: Designing for Reality—Surface Finish
Fresh PCB Concepts: Tariffs and the Importance of a Diverse Supply Chain
Elementary Mr. Watson: The Road Ahead—Advances in PCB Design Technology
Don't Miss DVCon U.S. 2020
February 24, 2020 | GlobeNewswireEstimated reading time: 1 minute
The 32nd annual Design and Verification Conference and Exhibition U.S. (DVCon U.S.), sponsored by Accellera Systems Initiative, begins next week with an information-packed, comprehensive four-day technical program. DVCon U.S. will be held March 2?5 at the DoubleTree Hotel in San Jose, California.
Attendees can look forward to a wide variety of topics among the 40 technical papers, four tutorials, 20 posters, 10 short workshops and two panels. The keynote address will focus on artificial intelligence for design automation.
Accellera Day opens the conference on Monday with a full morning tutorial, “Portable Stimulus: What’s Coming in 1.1 and What it Means for You” presented by members of the Accellera Portable stimulus Working Group. An Accellera-sponsored luncheon will follow with updates on Accellera activities, the presentation of the 2020 Technical Excellence Award, an update from the new Functional Safety Working Group Chair, and a panel focused on Portable Stimulus. Monday afternoon will have six short workshops to choose from, followed by the opening of the exhibition and reception.
Tuesday begins with paper sessions on Formal Verification I, Portable Stimulus and Automating Verification Solutions, followed by the poster session. The keynote address, “Artificial Intelligence for Design Automation,” will be presented by Dr. Anirudh Devgan, president of Cadence Design Systems. Tuesday afternoon there will be sessions on UVM Strategies, Verification Potpourri and Power-Aware Designand Verification.
Wednesday will feature two panels: “New Chip Designs Create a Tidal Wave of Change” and “Predicting the Verification Flow of the Future.” Paper sessions include: Hybrid Verification, Verification Strategies, Formal Verification II, Verification Processes and Methodologies, SystemVerilog Solutions, and Reset Domain Challenges.
Thursday will have three sponsored morning tutorials followed by four afternoon short workshops. For a complete list of the topics and presenters on Thursday, visit the agenda.
In addition to the Accellera-sponsored luncheon on Monday, Cadence will host the luncheon on Tuesday, “Towards Intelligent System Design with AI Enabled EDA.” Wednesday’s luncheon will be hosted by Synopsys, “Industry Leaders Verify with Synopsys,” and the luncheon on Thursday, “Optimizing Time to Bug, Don’t Panic!!” will be hosted by Mentor, A Siemens Business.
The DVCon Expo will be open Monday evening from 5:00?7:00pm and Tuesday and Wednesday from 2:30?6:00pm. There will be a reception each evening during the Expo.
For the complete DVCon U.S. 2020 schedule, including more detailed information on each session, visit www.dvcon.org.
Share on:
Suggested Items
MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
01/27/2025 | Cadence Design SystemsCadence announced that MediaTek has adopted the AI-driven Cadence® Virtuoso® Studio and Spectre® X Simulator on the NVIDIA accelerated computing platform for its 2nm development.
Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
01/22/2025 | Cadence Design SystemsCadence announced it has entered into a definitive agreement to acquire Secure-IC, a leading embedded security IP platform provider.
Cadence Appoints Moshe Gavrielov to Board of Directors
12/13/2024 | Cadence Design SystemsCadence Design Systems, Inc. announced the appointment of Moshe Gavrielov to its board of directors, effective January 1, 2025. Mr. Gavrielov currently serves as a member of the board of NXP Semiconductors N.V. and Taiwan Semiconductor Manufacturing Company Ltd., as chair of the board of Foretellix and SiMa.ai, and has previously held executive roles at several global technology companies.
Cadence, AST SpaceMobile Partner for Global Connectivity
12/04/2024 | Cadence Design SystemsCadence Design Systems, Inc. and AST SpaceMobile, Inc., the company building the first and only space-based cellular broadband network accessible directly by everyday smartphones designed for both commercial and government applications, announced their collaboration to advance AST SpaceMobile’s mission to eliminate connectivity gaps and connect people around the world with high-speed, space-based internet access.
Cadence Unveils Arm-Based System Chiplet
11/20/2024 | Cadence Design SystemsCadence has announced a groundbreaking achievement with the development and successful tapeout of its first Arm-based system chiplet. This innovation marks a pivotal advancement in chiplet technology, showcasing Cadence's commitment to driving industry-leading solutions through its chiplet architecture and framework.