Global PCB Connections: Understanding the General Fabrication Process—A Designer’s Hidden Advantage
Elementary, Mr. Watson: Why Your PCB Looks Like a Studio Apartment
The Shaughnessy Report: A Plan for Floor Planning
Don't Miss DVCon U.S. 2020
February 24, 2020 | GlobeNewswireEstimated reading time: 1 minute
The 32nd annual Design and Verification Conference and Exhibition U.S. (DVCon U.S.), sponsored by Accellera Systems Initiative, begins next week with an information-packed, comprehensive four-day technical program. DVCon U.S. will be held March 2?5 at the DoubleTree Hotel in San Jose, California.
Attendees can look forward to a wide variety of topics among the 40 technical papers, four tutorials, 20 posters, 10 short workshops and two panels. The keynote address will focus on artificial intelligence for design automation.
Accellera Day opens the conference on Monday with a full morning tutorial, “Portable Stimulus: What’s Coming in 1.1 and What it Means for You” presented by members of the Accellera Portable stimulus Working Group. An Accellera-sponsored luncheon will follow with updates on Accellera activities, the presentation of the 2020 Technical Excellence Award, an update from the new Functional Safety Working Group Chair, and a panel focused on Portable Stimulus. Monday afternoon will have six short workshops to choose from, followed by the opening of the exhibition and reception.
Tuesday begins with paper sessions on Formal Verification I, Portable Stimulus and Automating Verification Solutions, followed by the poster session. The keynote address, “Artificial Intelligence for Design Automation,” will be presented by Dr. Anirudh Devgan, president of Cadence Design Systems. Tuesday afternoon there will be sessions on UVM Strategies, Verification Potpourri and Power-Aware Designand Verification.
Wednesday will feature two panels: “New Chip Designs Create a Tidal Wave of Change” and “Predicting the Verification Flow of the Future.” Paper sessions include: Hybrid Verification, Verification Strategies, Formal Verification II, Verification Processes and Methodologies, SystemVerilog Solutions, and Reset Domain Challenges.
Thursday will have three sponsored morning tutorials followed by four afternoon short workshops. For a complete list of the topics and presenters on Thursday, visit the agenda.
In addition to the Accellera-sponsored luncheon on Monday, Cadence will host the luncheon on Tuesday, “Towards Intelligent System Design with AI Enabled EDA.” Wednesday’s luncheon will be hosted by Synopsys, “Industry Leaders Verify with Synopsys,” and the luncheon on Thursday, “Optimizing Time to Bug, Don’t Panic!!” will be hosted by Mentor, A Siemens Business.
The DVCon Expo will be open Monday evening from 5:00?7:00pm and Tuesday and Wednesday from 2:30?6:00pm. There will be a reception each evening during the Expo.
For the complete DVCon U.S. 2020 schedule, including more detailed information on each session, visit www.dvcon.org.
Share on:
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Cadence Accelerates Development of Billion-Gate AI Designs with Innovative Power Analysis Technology Built on NVIDIA
08/18/2025 | Cadence Design SystemsCadence announced a significant leap forward in the power analysis of pre-silicon designs through its close collaboration with NVIDIA. Leveraging the advanced capabilities of the Cadence® Palladium® Z3 Enterprise Emulation Platform, utilizing the new Cadence Dynamic Power Analysis (DPA) App,
Cadence Reports Q2 2025 Financial Results
07/29/2025 | Cadence Design SystemsCadence announced results for the second quarter of 2025, revenue of $1.275 billion, compared to revenue of $1.061 billion in Q2 2024.
Cadence Introduces Industry-First LPDDR6/5X 14.4Gbps Memory IP to Power Next-Generation AI Infrastructure
07/10/2025 | Cadence Design SystemsCadence announced the tapeout of the industry’s first LPDDR6/5X memory IP system solution optimized to operate at 14.4Gbps, up to 50% faster than the previous generation of LPDDR DRAM.
Cadence AI Autorouter May Transform the Landscape
06/19/2025 | Andy Shaughnessy, Design007 MagazinePatrick Davis, product management director with Cadence Design Systems, discusses advancements in autorouting technology, including AI. He emphasizes a holistic approach that enhances placement and power distribution before routing. He points out that younger engineers seem more likely to embrace autorouting, while the veteran designers are still wary of giving up too much control. Will AI help autorouters finally gain industry-wide acceptance?
Cadence Advances Design and Engineering for Europe’s Manufacturers on NVIDIA Industrial AI Cloud
06/13/2025 | Cadence Design Systems, Inc.At NVIDIA GTC Paris, Cadence announced it is providing optimized solutions for the world’s first industrial AI cloud in collaboration with NVIDIA.