Global PCB Connections: A Field Engineer’s Perspective on the Top 10 Trends to Watch
Target Condition: Designing vs. Inventing
Dana on Data: The Missing AI-NPI Link
Cadence Expands Design IP Portfolio with 56G Long-Reach PAM4 SerDes
May 18, 2020 | Business WireEstimated reading time: 2 minutes
Cadence Design Systems, Inc. recently announced the availability of 56G long-reach SerDes IP on TSMC’s N7 and N6 process technologies.
Hyperscale computing continues to be the main driver for very high-speed SerDes, and 112G/56G is a key enabler for cloud data center and optical networking applications. 56G connectivity is particularly important for 5G infrastructure deployment, both in baseband and remote radio head systems. To address this broader market, Cadence has expanded its PAM4 SerDes portfolio with 56G long-reach SerDes IP on the TSMC N7 and N6 processes delivering optimized power, performance and area (PPA). For more information on the 56G long-reach PAM4 SerDes, please visit www.cadence.com/go/56GSerDes.
Cadence is ready to engage with customers immediately on 5G, compute server processor and machine learning workload-accelerator system-on-chip (SoC) design enablement. The Cadence® 56G long-reach SerDes IP delivers design excellence in support of the Cadence Intelligent System Design™ strategy, offering designers a number of benefits, including:
- Best-in-class 36db+ insertion loss using Cadence’s well-proven multi-rate DSP technology
- Industrial temperature range, CPRI data rate support and per-lane PLL are ideal for 5G applications
- 56G long-reach performance has been achieved on N7 test silicon and is compatible with the N6 process
- Fully compliant with the IEEE standard specification
- Programmable power configurations via a unique firmware-controlled adaptive power optimizer, which provides optimal power and performance tradeoffs and more efficient system designs based on platform requirements
- Optimal data recovery through the programmable DSP-based architecture, which allows optimal power delivery for a given reach and provides superior data recovery under lossy and noisy channel conditions
- Improved flexibility enabled by the extended reach capability lets customers use lower cost PCBs and achieve greater flexibility in PCB and system design
“We are pleased to see Cadence expand its PAM4 offerings to include 56G and extend support to TSMC N7 and N6 process technologies,” said Suk Lee, senior director of the Design Infrastructure Management Division at TSMC. “This joint effort combining Cadence’s leading edge SerDes IP and TSMC’s advanced process technologies will help our customers unleash their silicon innovations for emerging 5G and hyperscale data center applications.”
“After being first to market in 2019 with silicon-proven 112G-LR SerDes on TSMC 7nm technology, we have now expanded our offering to include PPA-optimized 56G-LR to address the connectivity needs of the 5G infrastructure and AI/ML market. This new PAM4-based 56G-LR SerDes is based on Cadence’s well-proven multi-rate DSP technology,” said Rishi Chugh, vice president of product marketing, IP Group at Cadence. “The availability of Cadence’s 56G long-reach SerDes IP on the TSMC N7 and N6 processes accelerates the adoption and deployment of cost-effective 100G and 400G networks.”
Share on:
Suggested Items
Electronic Design Automation Market to Reach $17.47 Billion by 2030, Growing at a CAGR of 10.7%
03/31/2025 | PRNewswireThe growth of the EDA market is driven by the increasing complexity of integrated circuit (IC) designs, rising adoption of connected devices, and growing demand for EDA solutions in the aerospace and defense sectors. Additionally, the increasing integration of AI and machine learning in chip design is further boosting market expansion.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
03/28/2025 | Andy Shaughnessy, I-Connect007I’ve spent my week recovering from a busy and interesting week in Anaheim for the 25th IPC APEX EXPO. I think back to my first APEX EXPO, and the changes since then are too numerous to count. I first attended in 2004, also in Anaheim, back when there was almost no design content in the conference or expo portions of the show. It was just a few years after the downturn, and attendees and exhibitors alike were skittish, almost afraid to show confidence in our industry. A few unemployed design friends handed out copies of their resumes. Travel budgets were still down, and the aisles weren’t exactly packed with traffic.
It’s Only Common Sense: 7 Tips to Focus on What Works
03/31/2025 | Dan Beaulieu -- Column: It's Only Common SenseIn business, there’s always the temptation to be all things to all people, whether it’s expanding product lines, chasing every lead, or trying to keep up with competitors. The fear of missing out can lead to spreading our time, resources, and energy too thin. However, success doesn’t come from doing everything; it comes from doing the right things well.
HARTING 3D-Circuits Leads 3D-MID Innovation: Transforming Consumer Electronics with Advanced Technology
03/27/2025 | PRNewswireThe consumer electronics industry is experiencing a remarkable transformation, propelled by rapid technological advancements and an increasing demand for compact, efficient, and multifunctional devices. Central to this evolution is 3D-MID (Three-Dimensional Mechatronic Integrated Devices) technology, which redefines design standards and drives innovation.
GlobalFoundries Certifies Ansys Lumerical Photonic Design Tools for GF Fotonix™ Platform
03/27/2025 | PRNewswireAnsys and GlobalFoundries collaborated to certify four Ansys photonic solvers, empowering engineers to simulate passive and active photonic components with high-fidelity in the GF Fotonix platform.