-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueProper Floor Planning
Floor planning decisions can make or break performance, manufacturability, and timelines. This month’s contributors weigh in with their best practices for proper floor planning and specific strategies to get it right.
Showing Some Constraint
A strong design constraint strategy carefully balances a wide range of electrical and manufacturing trade-offs. This month, we explore the key requirements, common challenges, and best practices behind building an effective constraint strategy.
All About That Route
Most designers favor manual routing, but today's interactive autorouters may be changing designers' minds by allowing users more direct control. In this issue, our expert contributors discuss a variety of manual and autorouting strategies.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
Cadence Expands Design IP Portfolio with 56G Long-Reach PAM4 SerDes
May 18, 2020 | Business WireEstimated reading time: 2 minutes

Cadence Design Systems, Inc. recently announced the availability of 56G long-reach SerDes IP on TSMC’s N7 and N6 process technologies.
Hyperscale computing continues to be the main driver for very high-speed SerDes, and 112G/56G is a key enabler for cloud data center and optical networking applications. 56G connectivity is particularly important for 5G infrastructure deployment, both in baseband and remote radio head systems. To address this broader market, Cadence has expanded its PAM4 SerDes portfolio with 56G long-reach SerDes IP on the TSMC N7 and N6 processes delivering optimized power, performance and area (PPA). For more information on the 56G long-reach PAM4 SerDes, please visit www.cadence.com/go/56GSerDes.
Cadence is ready to engage with customers immediately on 5G, compute server processor and machine learning workload-accelerator system-on-chip (SoC) design enablement. The Cadence® 56G long-reach SerDes IP delivers design excellence in support of the Cadence Intelligent System Design™ strategy, offering designers a number of benefits, including:
- Best-in-class 36db+ insertion loss using Cadence’s well-proven multi-rate DSP technology
- Industrial temperature range, CPRI data rate support and per-lane PLL are ideal for 5G applications
- 56G long-reach performance has been achieved on N7 test silicon and is compatible with the N6 process
- Fully compliant with the IEEE standard specification
- Programmable power configurations via a unique firmware-controlled adaptive power optimizer, which provides optimal power and performance tradeoffs and more efficient system designs based on platform requirements
- Optimal data recovery through the programmable DSP-based architecture, which allows optimal power delivery for a given reach and provides superior data recovery under lossy and noisy channel conditions
- Improved flexibility enabled by the extended reach capability lets customers use lower cost PCBs and achieve greater flexibility in PCB and system design
“We are pleased to see Cadence expand its PAM4 offerings to include 56G and extend support to TSMC N7 and N6 process technologies,” said Suk Lee, senior director of the Design Infrastructure Management Division at TSMC. “This joint effort combining Cadence’s leading edge SerDes IP and TSMC’s advanced process technologies will help our customers unleash their silicon innovations for emerging 5G and hyperscale data center applications.”
“After being first to market in 2019 with silicon-proven 112G-LR SerDes on TSMC 7nm technology, we have now expanded our offering to include PPA-optimized 56G-LR to address the connectivity needs of the 5G infrastructure and AI/ML market. This new PAM4-based 56G-LR SerDes is based on Cadence’s well-proven multi-rate DSP technology,” said Rishi Chugh, vice president of product marketing, IP Group at Cadence. “The availability of Cadence’s 56G long-reach SerDes IP on the TSMC N7 and N6 processes accelerates the adoption and deployment of cost-effective 100G and 400G networks.”
Testimonial
"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."
Julia McCaffrey - NCAB GroupSuggested Items
Global PCB Connections: Understanding the General Fabrication Process—A Designer’s Hidden Advantage
08/14/2025 | Markus Voeltz -- Column: Global PCB ConnectionsDesigners don’t need to become fabricators, but understanding the basics of PCB fabrication can save you time, money, and frustration. The more you understand what’s happening on the shop floor, the better you’ll be able to prevent downstream issues. As you move into more advanced designs like HDI, flex circuits, stacked vias, and embedded components, this foundational knowledge becomes even more critical. Remember: the fabricator is your partner.
The Art and Science of PCB Floor Planning: A Comprehensive Guide
08/14/2025 | Cory Grunwald and Jeff Reinhold, Monsoon SolutionsPCB design is an intricate and crucial part of developing electronic products. One of the foundational stages of PCB design is floor planning, a phase where the placement of components and the flow of signals are meticulously mapped out. A good floor plan ensures that the PCB performs well, is easy to manufacture, and meets all mechanical and electrical requirements. We’ll explore the essential aspects of floor planning, from its objectives and process to the challenges that designers face.
EnSilica Establishes New EU Mixed-Signal Design Centre in Budapest, Hungary
08/12/2025 | EnSilicaThe facility strengthens EnSilica’s presence in the European Union and taps into Budapest’s deep technology ecosystem, which hosts numerous leading automotive and industrial multinationals. This expansion will increase the Group’s global headcount to around 210 employees.
Happy’s Tech Talk #41: Sustainability and Circularity for Electronics Manufacturing
08/13/2025 | Happy Holden -- Column: Happy’s Tech TalkI attended INEMI’s June 12 online seminar, “Sustainable Electronics Tech Topic Series: PCBs and Sustainability.” Dr. Maarten Cauwe of imec spoke on “Life Cycle Inventory (LCI) Models for Assessing and Improving the Environmental Impact of PCB Assemblies,” and Jack Herring of Jiva Materials Ltd. spoke on “Transforming Electronics with Recyclable PCB Technology.” This column will review information and provide analysis from both presentations.
Elementary, Mr. Watson: Why Your PCB Looks Like a Studio Apartment
08/13/2025 | John Watson -- Column: Elementary, Mr. WatsonIn November 2022, I wrote a column called "Is Your Bathroom in the Kitchen?" This piece related a bizarre real estate listing that emerged out of St. Louis that had architects scratching their heads and interior designers cringing. Nestled in the historic Central West End sat a 200-square-foot apartment that completely defied logic. It wasn't the size that raised eyebrows, it was the layout. Here's the kicker: While that's rare in real estate, it's shockingly common in PCB design.