-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueIntelligent Test and Inspection
Are you ready to explore the cutting-edge advancements shaping the electronics manufacturing industry? The May 2025 issue of SMT007 Magazine is packed with insights, innovations, and expert perspectives that you won’t want to miss.
Do You Have X-ray Vision?
Has X-ray’s time finally come in electronics manufacturing? Join us in this issue of SMT007 Magazine, where we answer this question and others to bring more efficiency to your bottom line.
IPC APEX EXPO 2025: A Preview
It’s that time again. If you’re going to Anaheim for IPC APEX EXPO 2025, we’ll see you there. In the meantime, consider this issue of SMT007 Magazine to be your golden ticket to planning the show.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - smt007 Magazine
Real Time with… Altium Live Europe 2020: Rick Hartley’s Secrets of PCB Optimization
October 29, 2020 | Pete Starkey, I-Connect007Estimated reading time: 4 minutes

As Lawrence Romine said in his introduction, “There’s that moment when you sit in the crowd and hear Mr. Rick Hartley speak that you know you’ve arrived in PCB design.” With 50 years in the industry focused on circuit and PCB design—and as a specialist in EMI, noise, and signal integrity issues—Rick Hartley was invited to talk about PCB optimisation. But meaning what? There were a lot of things that could be optimised on a PCB.
In this particular case, Hartley was going to talk about designing boards to optimise manufacturability, with particular regard to cost-effective fabrication. I was eager to hear what he had to say, particularly having been for many years a fabricator myself, with much of my time spent talking to designers. The ones I liked best asked all the what-if questions before they began a new design. The ones who caused the most annoyance belonged to the “over-the-wall” category. It gave me enormous satisfaction to arrange for them to visit our factory then surprise them with an invitation to help manufacture what they had designed. They would say, “I never knew it was that complicated.”
Hartley made it clear that although he could easily make a really long presentation on the subject—eight hours at least—he would cover as much as he could in his conference time slot. His overarching message, which he repeated many times, was “Talk to the fabricator,” commenting, “Fabricators know their processes and know them well. If we ship them designs that make sense, that are well-thought-out, they won’t have scrap. When they have high levels of scrap, it’s because we as designers have not done our job right.” The question to ponder was, “When there’s scrap at a fab house, who do you think pays?”
He discussed some of the key items of information that a fabricator would check once a design was received for manufacture, the first of which was board size in the context of economic material utilisation. Next came the material choice, number of layers, and layers per given board thickness. There was still a common presumption that all circuit boards must be one-sixteenth of an inch (62 mils) thick, like the early single and double-sided designs and the card-guides they fitted into. He urged designers to think carefully about the consequences when nominating board thickness, commenting on the difficulty in manufacturing a 16-layer controlled impedance design to a finished thickness of 62 mils.
He recalled an early experience of working with a fabricator to optimise the finished thickness of a series of 12-layer designs, taking into account the issues of performance, ease-of-manufacture, and cost-effectiveness, arriving at a figure of 75 ±5 mils. Drilling cost obviously increased with the number of holes, but probably more significant factors were minimum hole size and aspect ratio, pad-to-hole size ratio, and power and ground plane clearance from the hole wall. IPC standards were a useful reference for clearances and tolerances.
Continuing down his list of critical parameters, he discussed minimum conductor widths and spaces, particularly in relation to copper foil thickness and copper balance layer-to-layer. Explaining at each stage the reasons for preferred and non-preferred options, he covered the topics of solder masks and component legends, final finishes, and metallisations, as well as edge connectors, controlled impedance, and design-specific features.
For guidance on actual fabrication cost, he referred to the “fabrication report card” described by Happy Holden, where each line-item was associated with a weighting factor, and low numbers were to be preferred when establishing cost per panel. Mention of cost per panel led to a discussion on preferred panel sizes and material utilisation, reminding designers that the panel also had to accommodate test coupons, tooling holes and copper-thieving in the perimeter, and room for profile-machining between individual circuits.
Again, the advice was, “Talk to the fabricators and make sure your design fits their panels and their processes.” Not forgetting the assembler, Hartley reminded designers to be aware of the keep-out areas necessary for supporting and transporting the board through the assembly process and not to fill them with components. Alternatively, put multiple small boards into a sub-panel. “Talk to the assembler as well.”Page 1 of 2
Suggested Items
Indium’s Karthik Vijay to Present on Dual Alloy Solder Paste Systems at SMTA’s Electronics in Harsh Environments Conference
05/06/2025 | Indium CorporationIndium Corporation Technical Manager, Europe, Africa, and the Middle East Karthik Vijay will deliver a technical presentation on dual alloy solder paste systems at SMTA’s Electronics in Harsh Environments Conference, May 20-22 in Amsterdam, Netherlands.
SolderKing Achieves the Prestigious King’s Award for Enterprise in International Trade
05/06/2025 | SolderKingSolderKing Assembly Materials Ltd, a leading British manufacturer of high-performance soldering materials and consumables, has been honoured with a King’s Award for Enterprise, one of the UK’s most respected business honours.
Knocking Down the Bone Pile: Gold Mitigation for Class 2 Electronics
05/07/2025 | Nash Bell -- Column: Knocking Down the Bone PileIn electronic assemblies, the integrity of connections between components is paramount for ensuring reliability and performance. Gold embrittlement and dissolution are two critical phenomena that can compromise this integrity. Gold embrittlement occurs when gold diffuses into solder joints or alloys, resulting in mechanical brittleness and an increased susceptibility to cracking. Conversely, gold dissolution involves the melting away of gold into solder or metal matrices, potentially altering the electrical and mechanical properties of the joint.
'Chill Out' with TopLine’s President Martin Hart to Discuss Cold Electronics at SPWG 2025
05/02/2025 | TopLineBraided Solder Columns can withstand the rigors of deep space cold and cryogenic environments, and represent a robust new solution to challenges facing next generation large packages in electronics assembly.
BEST Inc. Reports Record Demand for EZReball BGA Reballing Process
05/01/2025 | BEST Inc.BEST Inc., a leader in electronic component services, is pleased to announce they are experiencing record demand for their EZReball™ BGA reballing process which greatly simplifies the reballing of ball grid array (BGA) and chip scale package (CSP) devices.