-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueRules of Thumb
This month, we delve into rules of thumb—which ones work, which ones should be avoided. Rules of thumb are everywhere, but there may be hundreds of rules of thumb for PCB design. How do we separate the wheat from the chaff, so to speak?
Partial HDI
Our expert contributors provide a complete, detailed view of partial HDI this month. Most experienced PCB designers can start using this approach right away, but you need to know these tips, tricks and techniques first.
Silicon to Systems: From Soup to Nuts
This month, we asked our expert contributors to weigh in on silicon to systems—what it means to PCB designers and design engineers, EDA companies, and the rest of the PCB supply chain... from soup to nuts.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Cadence’s Clarity: 'I Can See Clearly Now'
December 3, 2020 | Clive "Max" Maxfield, Maxfield High-Tech ConsultingEstimated reading time: 11 minutes
One underlying problem is that many of today’s software analysis tools were conceived and developed in the era of single core computing, which means they simply don’t scale well, even if they are run on systems that have multiple cores with multiple threads running on each core. In order to address this problem, the boffins at Cadence started with a clean slate and created a distributed multiprocessing technology that was designed from the ground up to take full advantage of multiple cores—both central processing units (CPUs) and graphical processing units (GPUs).
Figure 1: A variety of simulations are available with the Clarity 3D Transient Solver, which builds on the success of their 3D Field Solver.
About 18 months ago, the folks at Cadence released the original Clarity 3D Solver, which is based on an algorithmic approach known as the Finite Element Method (FEM). I don’t know about you, but I’m a bear of little brain and I’m easily confused, so I tend to think of this tool as the “Clarity 3D (FEM) Solver” so as to distinguish it from the “Clarity 3D Transient Solver” in my poor old noggin. The Clarity 3D (FEM) Solver takes full advantage of Cadence’s distributed multiprocessing technology to deliver virtually unlimited capacity and 10X the speed of legacy 3D FEM field solvers while maintaining gold-standard accuracy. This solver is most commonly used as part of a flow in which it is employed to create highly accurate S-parameter models that can be used by other tools and simulators to perform signal integrity (SI), power integrity (PI), and electromagnetic compliance (EMC) analysis.
By comparison, the recently released Clarity 3D Transient Solver—which also takes full advantage of Cadence’s distributed multiprocessing technology to deliver virtually unlimited capacity—is based on a different numerical method called the finite difference time domain (FDTD), which allows us to apply stimulus, observe the results, and visualize transient electromagnetic fields in glorious technicolor.
Just how powerful is this? Well, as one simple example, when working with traditional tools, many developers employing DDR memory in their design may be limited to simulating just one or two signal pairs. By comparison, using Clarity, the same developers could simulate the entire DDR bus, which would already put them light-years ahead. Even better, they could model the entire DDR bus in the context of the rest of the system, which would be simply unimaginable with legacy tools.
One thing that really excited me was learning that the Clarity 3D Transient scales in an almost linear fashion. If you have only a single core, a simulation will take a certain amount of time. With two cores, the same simulation will take half the time. This math is so simple even I can wrap my brain around it. Suppose you are running a Clarity simulation that takes three days using 32 cores. In this case, if you throw 320 cores at the problem, the simulation will run up to 10X faster.
Where are all these cores coming from? Well, you can use your own on-premises distributed computing solution if you wish. Alternatively, by making their tools cloud-friendly, Cadence has provided the option for essentially unlimited scaling, which means essentially unlimited capacity.
The Clarity 3D Transient Solver produces results for voltage, current, field distribution, and field animation in the time domain. For frequency domain output, results include specific absorption rate (SAR), near/far field distribution, current distribution, and more.
In addition to being able to import mechanical structures from all major MCAD tools (thereby facilitating the modeling of enclosures), the Clarity 3D Transient Solver can easily read design data from all standard chip, IC package, and PCB platforms. Having said this, the Clarity 3D Transient Solver offers integration with Cadence’s own tools, such as Virtuoso Layout, SiP Layout, and Allegro PCB Designer.
Cadence’s Brad Griffin has noted that he and his colleagues have been working with an electronic equipment design, manufacturing, and evaluation company called Ultimate Technologies in Japan. The folks at Ultimate Technologies undertake a lot of engine control unit designs for Japanese automobile manufacturers. According to Brad, they say that the design cycle for a new ECU is typically 10 to 12 months, but by using the Clarity 3D Transient Solver they can literally cut up to three months off each design cycle, which is a more-than-significant achievement.
As Kevin Morris noted in a recent EE Journal column, “They say there are two types of engineers—those who design antennas on purpose, and those who design them by accident.” This is so true, which means that for anyone designing today’s incredibly complex systems with test-measurement accuracy, the Clarity 3D Transient Solver really is “that rainbow they’ve been praying for.”
Clive “Max” Maxfield is the founder of Maxfield High-Tech Consulting and the author of a variety of books, including “Bebop to the Boolean Boogie.” He has been at the forefront of EDA for over 30 years. To check out Max’s blog “Cool Beans,” click here.
Page 2 of 2Suggested Items
PCB Layout Rules of Thumb for Consideration
11/25/2024 | Patrick Davis, Cadence Design SystemsJust because a “rule of thumb” is usually based on experience instead of precise facts doesn’t negate its value. For instance, when I told my kids that a good rule of thumb was not to back-talk to their mother, they discovered very quickly how accurate my advice was once they crossed that line. There are a lot of rules of thumb that we rely on daily, including those that apply to PCB design.
HPC Customer Engages Sondrel for High End Chip Design
11/25/2024 | SondrelSondrel, a leading provider of ultra-complex custom chips, has announced that it has started front end, RTL design and verification work on a high-performance computing (HPC) chip project for a major new customer.
Rules of Thumb for PCB Layout
11/21/2024 | Andy Shaughnessy, I-Connect007The dictionary defines a “rule of thumb” as “a broadly accurate guide or principle, based on experience or practice rather than theory.” Rules of thumb are often the foundation of a PCB designer’s thought process when tackling a layout. Ultimately, a product spec or design guideline will provide the detailed design guidance, but rules of thumb can help to provide the general guidance that will help to streamline the layout process and avoid design or manufacturing issues.
PCB Design Software Market Expected to Hit $9.2B by 2031
11/21/2024 | openPRThis report provides an overview of the PCB design software market, detailing key market drivers, challenges, technological advancements, regional dynamics, and future trends. With a projected compound annual growth rate (CAGR) of 13.4% from 2024 to 2031, the market is expected to grow from USD 3.9 billion in 2024 to USD 9.2 billion by 2031.
KYZEN to Spotlight KYZEN E5631, AQUANOX A4618 and Process Control at SMTA Silicon Valley Expo and Tech Forum
11/21/2024 | KYZEN'KYZEN, the global leader in innovative environmentally friendly cleaning chemistries, will exhibit at the SMTA Silicon Valley Expo & Tech Forum on Thursday, December 5, 2024 at the Fremont Marriott Silicon Valley in Fremont, CA.