Fresh PCB Concepts: Assembly Challenges with Micro Components and Standard Solder Mask Practices
Elementary Mr. Watson: Retro Routers vs. Modern Boards—The Silent Struggle on Your Screen
Beyond Design: The Metamorphosis of the PCB Router
New Siemens Aprisa IC Place-and-Route Software Version Targets Faster Performance Improvements
October 13, 2021 | SiemensEstimated reading time: 1 minute
Siemens Digital Industries Software announced that the latest release of its Aprisa™ physical design solution is now available. Aprisa 21.R1 has achieved major performance and technology advancements, including dramatic improvements in both runtime and memory footprint reductions. For customers, these enhancements can translate to lower design costs and faster time-to-market.
The technology advancements available in Aprisa 21.R1 demonstrate Siemens’ commitment to delivering best-in-class physical design Integrated Circuit (IC) solutions to its Electronic Design Automation (EDA) customers. Since completing the acquisition of the Aprisa portfolio in December 2020, Siemens has more than doubled the Aprisa R&D team as part of a substantial investment in the Aprisa technology portfolio.
The latest release of Aprisa targets advanced technology nodes and includes the following milestones and highlights:
- Average full-flow runtime reduction of 30 percent compared to the previous release, and up to 2X faster runtimes for larger, more challenging designs.
- Enhancements to all major place-and-route engines, from placement optimization to clock tree synthesis (CTS) optimization, route optimization and timing analysis. The benefits of these performance enhancements can be observed on almost all IC designs, and especially on large designs with complicated multi-corner multi-mode (MCMM) features. On these challenging designs, Aprisa has proven to run up to 2X faster than the previous generation.
- Up to 60 percent memory footprint reduction; Aprisa has reduced, on average, 30 percent full-flow peak memory usage for large designs, and up to 60 percent for complex designs, compared to the previous generation. This greater efficiency enables even larger designs with complicated MCMM to be completed on servers with less available RAM.
- 6nm/5nm/4nm design enablement. Siemens has collaborated closely with leading foundries to enable Aprisa for advanced nodes. Aprisa is fully certified for 6nm processes, and Siemens has implemented all required design rules and features for the design enablement of 5nm and 4nm nodes. Final certifications, in collaboration with the world’s leading foundry partners, are in progress.
- Extended support for multi-power domain (MPD). The extended functionalities greatly increase the flexibility and completeness of MPD support, which is critical for extreme low-power designs.
“This new release reconfirms Siemens’ commitment to providing truly world class physical design technology to our EDA customers,” said Inki Hong, division director of the Aprisa product line for Siemens Digital Industries Software. “With Aprisa 21.R1, our customers can work more efficiently with larger and more challenging designs than ever before.”
Share on:
Suggested Items
DownStream Acquisition Fits Siemens’ ‘Left-Shift’ Model
06/26/2025 | Andy Shaughnessy, I-Connect007I recently spoke to DownStream Technologies founder Joe Clark about the company’s acquisition by Siemens. We were later joined by A.J. Incorvaia, Siemens’ senior VP of electronic board systems. Joe discussed how he, Rick Almeida, and Ken Tepper launched the company in the months after 9/11 and how the acquisition came about. A.J. provides some background on the acquisition and explains why the companies’ tools are complementary.
Elementary Mr. Watson: Retro Routers vs. Modern Boards—The Silent Struggle on Your Screen
06/26/2025 | John Watson -- Column: Elementary, Mr. WatsonThere's a story about a young woman preparing a holiday ham. Before putting it in the pan, she cuts off the ends. When asked why, she shrugs and says, "That's how my mom always did it." She asks her mother, who gives the same answer. Eventually, the question reaches Grandma, who laughs and says, "Oh, I only cut the ends off because my pan was too small." This story is a powerful analogy for how many PCB designers approach routing today.
Siemens Turbocharges Semiconductor and PCB Design Portfolio with Generative and Agentic AI
06/24/2025 | SiemensAt the 2025 Design Automation Conference, Siemens Digital Industries Software today unveiled its AI-enhanced toolset for the EDA design flow.
Cadence AI Autorouter May Transform the Landscape
06/19/2025 | Andy Shaughnessy, Design007 MagazinePatrick Davis, product management director with Cadence Design Systems, discusses advancements in autorouting technology, including AI. He emphasizes a holistic approach that enhances placement and power distribution before routing. He points out that younger engineers seem more likely to embrace autorouting, while the veteran designers are still wary of giving up too much control. Will AI help autorouters finally gain industry-wide acceptance?
Beyond Design: The Metamorphosis of the PCB Router
06/18/2025 | Barry Olney -- Column: Beyond DesignThe traditional PCB design process is often time-consuming and labor-intensive. Routing a complex PCB layout can consume up to 30% of a designer’s time, and addressing this issue is not straightforward. We have all encountered this scenario: You spend hours setting the constraints and finally hit the Go button, only to be surprised by the lack of visual appeal and the obvious flaws in the result.