Beyond Design: Slaying Signal Integrity Villains
Elementary Mr. Watson: Running the Signal Gauntlet
The Shaughnessy Report: Winning the Signal Integrity Battle
New Siemens Aprisa IC Place-and-Route Software Version Targets Faster Performance Improvements
October 13, 2021 | SiemensEstimated reading time: 1 minute
Siemens Digital Industries Software announced that the latest release of its Aprisa™ physical design solution is now available. Aprisa 21.R1 has achieved major performance and technology advancements, including dramatic improvements in both runtime and memory footprint reductions. For customers, these enhancements can translate to lower design costs and faster time-to-market.
The technology advancements available in Aprisa 21.R1 demonstrate Siemens’ commitment to delivering best-in-class physical design Integrated Circuit (IC) solutions to its Electronic Design Automation (EDA) customers. Since completing the acquisition of the Aprisa portfolio in December 2020, Siemens has more than doubled the Aprisa R&D team as part of a substantial investment in the Aprisa technology portfolio.
The latest release of Aprisa targets advanced technology nodes and includes the following milestones and highlights:
- Average full-flow runtime reduction of 30 percent compared to the previous release, and up to 2X faster runtimes for larger, more challenging designs.
- Enhancements to all major place-and-route engines, from placement optimization to clock tree synthesis (CTS) optimization, route optimization and timing analysis. The benefits of these performance enhancements can be observed on almost all IC designs, and especially on large designs with complicated multi-corner multi-mode (MCMM) features. On these challenging designs, Aprisa has proven to run up to 2X faster than the previous generation.
- Up to 60 percent memory footprint reduction; Aprisa has reduced, on average, 30 percent full-flow peak memory usage for large designs, and up to 60 percent for complex designs, compared to the previous generation. This greater efficiency enables even larger designs with complicated MCMM to be completed on servers with less available RAM.
- 6nm/5nm/4nm design enablement. Siemens has collaborated closely with leading foundries to enable Aprisa for advanced nodes. Aprisa is fully certified for 6nm processes, and Siemens has implemented all required design rules and features for the design enablement of 5nm and 4nm nodes. Final certifications, in collaboration with the world’s leading foundry partners, are in progress.
- Extended support for multi-power domain (MPD). The extended functionalities greatly increase the flexibility and completeness of MPD support, which is critical for extreme low-power designs.
“This new release reconfirms Siemens’ commitment to providing truly world class physical design technology to our EDA customers,” said Inki Hong, division director of the Aprisa product line for Siemens Digital Industries Software. “With Aprisa 21.R1, our customers can work more efficiently with larger and more challenging designs than ever before.”
Share on:
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Accelerating Embedded Innovation: Orthogone Becomes Texas Instruments Design Partner
09/17/2025 | PRNewswireOrthogone Technologies Inc., a leader in advanced embedded systems and FPGA development, is proud to announce its official designation as a Texas Instruments (TI) Design Services Partner.
BLT Joins Microchip Partner Program as Design Partner
09/17/2025 | BUSINESS WIREBLT, a U.S.-owned and operated engineering design services firm announced it has joined the Microchip Design Partner Program.
Staying on Top of Signal Integrity Challenges
09/16/2025 | Andy Shaughnessy, Design007 MagazineOver the years, Kris Moyer has taught a variety of advanced PCB design classes, both online IPC courses and in-person classes at California State University-Sacramento, where he earned his degrees in electrical engineering. Much of his advanced curriculum focuses on signal integrity, so we asked Kris to discuss the trends he’s seeing in signal integrity today, the SI challenges facing PCB designers, and his go-to techniques for controlling or completely eliminating SI problems.
American Standard Circuits to Exhibit and Host Lunch & Learn at PCB West 2025
09/17/2025 | American Standard CircuitsAnaya Vardya, President, and CEO of American Standard Circuits/ASC Sunstone Circuits has announced that his company will once again be exhibiting at PCB West 2025 to be held at the Santa Clara Convention Center on Wednesday, October 1, 2025.
ASM Technologies Limited signs MoU with the Guidance, Government of Tamilnadu to Expand Design-Led Manufacturing capabilities for ESDM
09/15/2025 | ASM TechnologiesASM Technologies Limited, a pioneer in Design- Led Manufacturing in the semiconductor and automotive industries, announced signing of Memorandum of Understanding (MoU) with the Guidance, Government of Tamilnadu whereby it will invest Rs. 250 crores in the state to expand its ESDM related Design-Led Manufacturing and precision engineering capacity. ASM Technologies will acquire 5 acres of land from the Government of Tamilnadu to set up a state-of-the-art design facility in Tamil Nadu's growing technology manufacturing ecosystem, providing a strong strategic advantage and long-term benefits for ASM.