Dan’s Biz Bookshelf: ‘Abundance: How We Build a Better Future’
Trouble in Your Tank: In Complex Systems, Design Rules Aren’t Optional
It’s Only Common Sense: The Phone Is Still Your Competitive Advantage
DFM 101: Edge Plating
March 18, 2022 | Anaya Vardya, American Standard CircuitsEstimated reading time: 4 minutes
One of the biggest challenges facing PCB designers is not understanding the cost drivers in the PCB manufacturing process. This article is the latest in a series that will discuss these cost drivers (from the PCB manufacturer’s perspective) and the design decisions that will impact product reliability.
What is Edge Plating?
Edge plating is the encapsulation of the edges of printed circuit boards to improve EMI shielding of higher frequency designs, as well as for improving chassis ground in systems. The requirement for edge plating is being implemented for single axis, as well as multiple axis edges of the circuit board, including all four edges.
Edge plating is created when a rout path is implemented prior to the metallization of the circuitry features of the printed circuit board and is sometimes referred to as “plated rout.” The design requirements for implementing this technology are dependent on the requirement for the number of edges of each board, the size of the board, and whether the boards will be delivered in a multi-up array.
Stability of the material used for manufacturing of the board will also play a part in the development of the routing requirements. Materials where the reinforcement is not the standard glass-reinforced FR-4 type may require an alternative routing design to improve the structure of the parts inside the panel that is used to carry the parts during manufacturing. The parts are processed still intact inside the carrier panel, also called an array, used for manufacturing and assembly, requiring the development of tabs in some cases for edge plating. For a single edge requiring plating, tabs may not be required for stability.
Development of Tabs for Transporting the Panels
The drawing on the left in Figure 2 shows how perforated tabs are implemented for a circuit that is manufactured in a multiple-up array. The requirement is that the tabs being used to hold the board in the array will be broken off after the assembly operation (also called singulation). Figure 2 (right) shows a solid tab that is placed at the plated rout process. In both cases the internal and external layer artwork around the tabs must be void of metal. This will prevent the metal from being exposed in the singulation process. When a solid tab is used, the tab is removed at the final fabrication stage using a router (the same router that removes standard parts from the carrier panels). Removal of the tab will leave a small protrusion along the edge of the part.
Also detailed are the minimum requirements for the dimensions of the tabs. Placement of the tabs is based on assembly requirements and materials being used to construct the circuits. Less dimensionally stable materials, typically non-reinforced materials, as well as thin (0.200”), will require additional tabs for stability in processing. Conservatively, the tabs are placed every two inches along the plated edges. For non-FR-4 materials this is more the rule.
Design Rules for Plated Edges
It is required that the plating not only encapsulate the edge of the panel, but that the plating also wrap around to the surface of the panel. This is shown in Figure 3, and the minimum distance the plating is required to wrap around to the surface is 0.015”. The wrap-around is required for internal processing and adhesion of the plating to the edge. Also detailed is the minimum distance a feature can be placed to the wrap around plating (0.010”) as well as the distance required for an adjacent routed feature (0.100”).
It is typical that the plating be continuous along the entire edge of the circuit, but interruptions in the plating can be designed with two methods. By placing a tab at the interruption, and subsequently removing it, the tab prevents the plating (Figure 4a). Alternatively, the plating interruptions can be removed at the final routing stages. The subsequent removal of the plating will leave a small tab or an indentation into the circuit (Figure 4b). The indentation is created when the router bit contacts the edge where the plating is removed and advances into the circuit to completely remove the plating. When the interruption of the plating is a minimum of 0.200” the use of a tab to prevent the continuous plating can be used. When less than 0.200” the edge will be plated entirely across and subsequently removed by the routing process described.
Edge plating typically involves the connection of one or more of the internal planes in a board. These planes extend to the edge of the board and are electrically connected by the plating process. Those layers are typically fabricated with a polarity border (ref. 0.050”) to prevent exposed copper when they are routed and removed from a panel.
Figure 4: a) By placing a tab at the interruption, and subsequently removing it, the tab prevents the plating; b) the subsequent removal of the plating will leave a small tab or an indentation into the circuit.
Understanding the cost drivers in PCB fabrication and early engagement between the designer and the fabricator are crucial elements that lead to cost-effective design success. Following your fabricator’s DFM guidelines is the first place to start.
Anaya?Vardya?is president and CEO of American Standard Circuits;?co-author of The Printed Circuit Designer’s Guide to…?Fundamentals of RF/Microwave PCBs?and?Flex and Rigid-Flex Fundamentals; and author of?Thermal Management: A Fabricator's Perspective.?Visit?I-007eBooks.com?to download these and other?free, educational?titles. He?also?co-authored?“Fundamentals of Printed Circuit Board?Technologies” and provides a discussion of flex and rigid flex PCBs at RealTime with… American Standard Circuits.
Share on:
Testimonial
"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."
Julia McCaffrey - NCAB GroupSuggested Items
Driving Innovation: Selecting the Right Laser Source
04/28/2026 | Simon Khesin -- Column: Driving InnovationWhen I first joined Schmoll Maschinen, I brought experience from almost every PCB process, except for laser. As I immersed myself in laser processing, I realized why it can seem so daunting to a newcomer. The complexity arises from three intersecting factors: A vast variety of laser sources: CO2, UV-nano, green-pico, UV-pico, IR-pico, and others; a diverse range of applications: Drilling, cutting, ablation, and more; and an extensive list of materials: These have vastly different absorption rates. Choosing the right machine or laser source is rarely trivial. Even for experienced engineers, answering "Which source is best?" requires examining the business's specific goals.
Institute of Circuit Technology Spring Seminar 2026: A Bright Future in Europe
04/23/2026 | Pete Starkey, I-Connect007Through the leafy lanes and spring flowers of Warwickshire and back to Meridan, the traditional centre of England, and now officially part of the Metropolitan Borough of Solihull in the county of the West Midlands, I attended the Annual General Meeting and Spring Seminar of the Institute of Circuit Technology (ICT) on April 14. Out of the AGM came notable changes in leadership at the top of the Institute: the retirement of Mat Beadel as chair and Emma Hudson as technical director. Effective May 1, Steve Driver is the new chair, and Alun Morgan is the new technical director.
ACCM Unveils Negative and Near-zero CTE Materials for Large-Format AI Chips
04/21/2026 | Advanced Chip and Circuit MaterialsAdvanced Chip and Circuit Materials, Inc. (ACCM) has launched two new materials: Celeritas HM50, with a negative coefficient of thermal expansion (CTE) of -8 ppm/°C to offset the positive CTE and expansion of copper with temperature on circuit boards, and Celeritas HM001, with near-zero CTE and the low-loss performance needed for high-speed signal layers to 224 Gb/s and faster in artificial intelligence (AI) circuits.
Fresh PCB Concepts: Designing PCBs for Harsh Environments—Reliability Is Engineered Upstream
04/23/2026 | Team NCAB -- Column: Fresh PCB ConceptsWhen engineers hear the phrase “harsh environment,” they usually think of the extreme temperature swings, vibration and shock, pressure changes, or radiation in aerospace. However, aerospace is not the only harsh environment where electronic assemblies must survive. Automotive power electronics, downhole oil and gas tools, marine controls, rail systems, defense platforms, and industrial automation equipment all expose PCBs to environments that are equally unforgiving. The stress mechanisms may differ, but the physics does not.
Advanced Packaging for AI: Reliability Starts at the Cu/Cu/Cu Microvia Junction
04/20/2026 | Kuldip Johal, MKS' AtotechThe rapid growth of AI computing, from training clusters to inference at scale, is reshaping demand across the entire electronics supply chain. Advances in technology requirements, such as higher bandwidth, lower latency, and greater compute density, are driving the development of advanced packaging technologies and transforming the PCB industry across design, manufacturing, testing, and even architecture.