Driving Innovation: Inner Layer Alignment Methods in PCB Production
Trouble in Your Tank: Metallizing Flexible Circuit Materials—Mitigating Deposit Stress
It’s Only Common Sense: Sales as a Team Sport
Mines Researchers Explore Way to Reduce Cost of High-efficiency Solar Cells
August 29, 2022 | Colorado School of MinesEstimated reading time: 1 minute
Researchers at Colorado School of Mines and the U.S. Department of Energy’s National Renewable Energy Laboratory recently published findings on a critical route to reducing the cost of high-efficiency solar cells in the high-impact journal Advanced Energy Materials.
Corinne Packard, associate professor of metallurgical and materials engineering, led the research, facilitated by her joint appointment at NREL. Co-authors include current Mines PhD student Anna Braun, former postdoctoral researcher Jie Chen, and recent graduate Jason Chenenko M.S. ’21, as well as NREL researchers (and Mines alumni) John Mangum PhD ’19 and Harvey Guthrey PhD ’13.
“One of the largest costs in producing high-efficiency solar cells is the substrate crystal, which is necessary to get proper atomic alignment for defect-free crystal growth to form the solar cell,” Packard said. “But only a small percentage of the total substrate thickness is actually necessary for the performance of the device.”
To address that challenge, Packard’s team in the Colorado Center for Advanced Ceramics (CCAC) has been working on a fracture process to remove the device from the substrate so that the substrate can be reused.
But while device performance has remained the same after removal, the fracturing process leaves behind a surface that while chemically pristine, is not perfectly smooth. Re-preparing the surface for reuse can be expensive, Packard said.
“We attempted to skip that step entirely and grow a new solar cell structure directly on the fracture surface of the remaining substrate crystal. We studied the effect of local surface morphology imperfections on device performance and identified the underlying causes of local device performance degradation around specific types of surface defects,” Packard said. “What we found is that areas free of surface defects yield device efficiencies just as high as we get on conventional, highly polished, new substrate crystals, which is very promising for direct regrowth on spalled wafers.”
Share on:
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Trouble in Your Tank: Metallizing Flexible Circuit Materials—Mitigating Deposit Stress
08/04/2025 | Michael Carano -- Column: Trouble in Your TankMetallizing materials, such as polyimide used for flexible circuitry and high-reliability multilayer printed wiring boards, provide a significant challenge for process engineers. Conventional electroless copper systems often require pre-treatments with hazardous chemicals or have a small process window to achieve uniform coverage without blistering. It all boils down to enhancing the adhesion of the thin film of electroless copper to these smooth surfaces.
Designers Notebook: Basic PCB Planning Criteria—Establishing Design Constraints
07/22/2025 | Vern Solberg -- Column: Designer's NotebookPrinted circuit board development flows more smoothly when all critical issues are predefined and understood from the start. As a basic planning strategy, the designer must first consider the product performance criteria, then determine the specific industry standards or specifications that the product must meet. Planning also includes a review of all significant issues that may affect the product’s manufacture, performance, reliability, overall quality, and safety.
Knocking Down the Bone Pile: Addressing End-of-life Component Solderability Issues, Part 4
07/16/2025 | Nash Bell -- Column: Knocking Down the Bone PileIn 1983, the Department of Defense identified that over 40% of military electronic system failures in the field were electrical, with approximately 50% attributed to poor solder connections. Investigations revealed that plated finishes, typically nickel or tin, were porous and non-intermetallic.
STMicroelectronics, Metalenz Sign a New License Agreement to Accelerate Metasurface Optics Adoption
07/14/2025 | STMicroelectronicsSTMicroelectronics, a global semiconductor leader serving customers across the spectrum of electronics applications and Metalenz, the pioneer of metasurface optics, announced a new license agreement.
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.