-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueEngineering Economics
The real cost to manufacture a PCB encompasses everything that goes into making the product: the materials and other value-added supplies, machine and personnel costs, and most importantly, your quality. A hard look at real costs seems wholly appropriate.
Alternate Metallization Processes
Traditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop.
Technology Roadmaps
In this issue of PCB007 Magazine, we discuss technology roadmaps and what they mean for our businesses, providing context to the all-important question: What is my company’s technology roadmap?
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
IPC Symposium Puts Spotlight on IC Substrate and Package Assembly
September 9, 2022 | IPCEstimated reading time: 1 minute
The electronics industry is in the early stages of a new era, with unprecedented change already in motion. In this era of ‘Heterogeneous Integration’ led by massive changes in semiconductor and advanced packaging sectors, the days of following Moore’s Law are over. Chiplet-based design architectures incorporating heterogeneous integration packaging methods will enable next-generation electronic systems and applications. These fundamental changes in the semiconductor sector have significant impact throughout the rest of the electronics supply chain. As lines blur between IC-Substrate and HDI printed circuit board technologies and capabilities, the lines between OSAT and EMS manufactures also blur.
In line with this, the IPC Advanced Packaging Symposium, with the theme “Building the IC-Substrate and Package Assembly Ecosystem”, is designed for executives, government, and industry leaders to discuss opportunities and challenges for next-generation advanced packaging production. The discussion will move past the hype to identify key business and technology issues with near- and longer-term solutions, and will cover public policy updates, commercial and defense electronics technology drivers, and current business environment for IC substrates and component assembly and test manufacturing.
The two-day event is dedicated to in-depth discussions on strengthening the IC substrate and package assembly ecosystem in North America and Europe. The intent of the symposium is to bring commercial and defense, electronic industry leaders, together to:
- Focus on highest priority needs for IC-Substrates and Advanced Packaging spanning the next 3-10 years;
- Identify key challenges to overcome that enable sustainable businesses over the long run;
- Move beyond general issue awareness and focus on ‘punching through’ into actionable research, development, design, materials, manufacturing, and business operations execution needs/projects; and,
- Enable attendees to walk away with actionable next steps and an expanded network for continued development efforts.
Speakers will span the advanced packaging ecosystem and semiconductor supply chain: component makers, HDI PCB fabricators, IC substrate fabricators, assembly and test manufacturers, equipment, and material suppliers. Four featured keynote presentations will include senior leaders at Intel Corp., US Department of Defense, SRC Semiconductor Research Corp., and TechSearch International.
With 28 speakers and eight sessions, the agenda will also include the latest insights from speakers representing the US Department of Commerce, the European Commission, Intel, National Institute of Standards and Technology (NIST), Northrop Grumman, Raytheon, Schweizer Electronic, SEMCO, SkyWater, TTM, Western Digital, and others.
For more information and to register, click here.
Suggested Items
NTT, Olympus Joint Demonstration Shows IOWN APN's Low-latency Capability
11/21/2024 | JCN NewswireNTT Corporation and Olympus Corporation announced that, following the start of their joint experiment in March of the world’s first cloud endoscope system which processes endoscopic videos on the cloud, they jointly established a cloud endoscopy system utilizing the IOWN APN technology.
Hon Hai Joins OpenUSD Alliance to Promote Standardized and Open Source Universal Scenario Description (USD) Technology
11/21/2024 | Hon Hai Technology GroupHon Hai Technology Group , the world’s largest technology manufacturing and service provider, announced that it has joined the Alliance for OpenUSD (AOUSD ) to support the construction of a 3D ecosystem and promote Cooperation among various industries around the world promotes the standardization of Universal Scene Description (USD ).
PI's New Expansion for Higher Electronics Manufacturing Capacities and Shorter Lead Times
11/20/2024 | PRNewswirePI, the market and technology leader for high-precision motion control, positioning technology, and piezo applications, has completed the construction of additional electronics production space at its Rosenheim, Germany site.
Advanced Packaging: Preparation is Now
11/20/2024 | Nolan Johnson, SMT007 MagazineA new IPC white paper, “Advanced Packaging to Board Level Integration—Needs and Challenges,” authored by Devan Iyer, chief strategist of advanced packaging, and Matt Kelly, chief technology officer, shares expertise on and advocacy for advanced packaging. In this conversation, they share details from the paper about the complexities of advanced packaging technology and provide additional insight into how next-generation packaging will change how printed circuit boards will be designed, fabricated, and assembled, including final system assembly implications.
Cadence Unveils Arm-Based System Chiplet
11/20/2024 | Cadence Design SystemsCadence has announced a groundbreaking achievement with the development and successful tapeout of its first Arm-based system chiplet. This innovation marks a pivotal advancement in chiplet technology, showcasing Cadence's commitment to driving industry-leading solutions through its chiplet architecture and framework.