The Pulse: Caught in the Crosshatch—A Cautionary Tale of Detective Work
Fresh PCB Concepts: Designing PCBs for Harsh Environments—Reliability Is Engineered Upstream
Elementary, Mr. Watson DFX—Basically a Basket of Crabs With Spreadsheets
Cadence Collaborates with GUC on AI, HPC and Networking in Advanced Packaging Technologies
April 28, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that the Cadence® 112G-LR SerDes is silicon proven on the HBM3/GLink/CoWoS platform from Global Unichip Corp. (GUC). This milestone in the companies’ ongoing and successful collaboration solidifies Cadence’s leadership in high-performance connectivity IP for the high-bandwidth, high-reliability products that power the most advanced cloud data centers.
GUC’s big-die CoWoS platform represents real-world CPU, GPU, AI, and networking chips by integrating multiple instances of the Cadence 112G-LR SerDes with a 7.2Gbps HBM3 controller and PHY, as well as a GLink-2.5D die-to-die IP in the TSMC N7 process. Cadence collaborated with GUC on the interposer design to meet the strict high-speed signal integrity (SI) and power integrity (PI) requirements of 112G-LR SerDes signaling through silicon (CoWoS-S) and organic (CoWoS-R) interposers. The 112G-LR SerDes has been validated in the GUC CoWoS platform, demonstrating excellent performance and robustness in large-scale AI/HPC/networking chip conditions.
“Our AI/HPC/networking platform on TSMC’s CoWoS® technology meets high-power and high-speed requirements at the system level and demonstrates our industry leadership in delivering complete advanced packaging solutions,” said Igor Elkanovich, CTO at GUC. “Cadence’s robust, production-quality 112G SerDes was instrumental in allowing us to unleash new potential for scalable, multi-die AI, HPC and networking solutions.”
“The successful demonstration of the Cadence 112G-LR SerDes in GUC’s platform using TSMC’s CoWoS technology is a great example of design ecosystem collaboration on 2.5D multi-die packaging solutions,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “Cadence’s leading IP solutions together with TSMC’s advanced technologies enable system-level innovations for AI/ML, HPC and networking applications.”
“Our successful collaboration with GUC exemplifies how Cadence is delivering SoC design excellence through our Intelligent System Design strategy,” said Sanjive Agarwala, corporate vice president and general manager of the IP Group at Cadence. “The Cadence 112G-LR/ELR PAM4 SerDes IP portfolio has been widely adopted by customers to enable AI, HPC, networking and 5G SoC designs. This milestone expands our collaboration, enabling GUC to prove their groundbreaking CoWoS platform and solidifying Cadence’s leadership in high-performance connectivity IP offerings.”
The Cadence 112G-LR SerDes incorporates industry-leading analog-to-digital converter (ADC) and digital signal processor (DSP) technology that delivers exceptional long-reach performance with superior margin and optimized power and area. The IP provides multi-rate support including 112/56Gbps in PAM4 mode, as well as 56Gbps and lower data rates in NRZ mode. The IP supports both standard and advanced packaging technologies.
Share on:
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
Designing Without a Rulebook: When Engineering Becomes Innovation
05/05/2026 | Stephen V. Chavez, Siemens EDAWhat if the very rules that made you successful as a PCB designer are the ones now holding you back? This reminds me of walking the floor and attending sessions at both PCB West 2025 and APEX EXPO 2026, where one common theme stood out: More designs with traditional PCB “best practices” simply don’t apply. It’s not because they’re wrong, but because the problems we’re solving have fundamentally changed. In some cases, those best practices can actually limit performance. This is where PCB design moves beyond optimization and into something far more challenging: designing without a rulebook.
Custom LIDAR Optics Support Mission-Critical Performance
05/05/2026 | PRNewswireMeller Optics, Inc. has introduced custom fabricated LIDAR optics that can be engineered for specific UV to IR transmission requirements featured in airborne, ground, and maritime defense systems.
EMI Strengthens Test Capability with Acculogic Flying Probe System
05/04/2026 | Express Manufacturing, Inc.Express Manufacturing, Inc. (EMI), a global electronics manufacturing services (EMS) provider, has added the Acculogic Scorpion 980E Flying Probe Test System to its inspection and test operations, giving the company greater flexibility in how it validates and supports today’s increasingly complex electronics.
SEMI Appoints Julie Rogers Executive Director of the ESD Alliance
05/01/2026 | SEMISEMI, the industry association serving the global semiconductor and electronics design and manufacturing supply chain, announced the appointment of Julie Rogers as Executive Director of the Electronic System Design Alliance (ESDA), a SEMI Technology Community.
IBM, Dallara to Advance AI and Quantum-Powered Design for High-Performance Vehicles
05/01/2026 | IBMIBM and the Dallara Group, a world-leading racing and high-performance vehicle manufacturer, announced a collaboration to advance vehicle design and optimization using AI and explore the use of quantum computing.