The Shaughnessy Report: Watt About Power Integrity?
Global PCB Connections: Understanding Your Fabricator’s Capabilities (or Niche)
Elementary Mr. Watson: Chasing Checkmarks, Not Signal Integrity
DFM 101: Cost Driver Summary
June 8, 2023 | Anaya Vardya, American Standard CircuitsEstimated reading time: 1 minute
Introduction
One of the biggest challenges facing PCB designers is in not understanding the cost drivers in the PCB manufacturing process. We will wrap up this DFM series with a summary of cost drivers that impact delivery, quality, and reliability. It is categorized by low-, medium-, and high-cost adders.
Low-cost Adders (< 10% board cost)
Complex routing and scoring mean a small increase in process time, but a process is still required which will be driven by NC programming; it may limit tool life as a function of diameter. Thicker or thinner PWBs (>0.093", <0.030") means a material cost variation but it is minimal. Via plug or button print requires a small process change to the screen-print mask dot.
Medium-cost Adders (10–25%)
Regarding drilled hole quantity, there is a cost adder for high-density design-driven hole count and process time. With smaller drilled hole size, the small drill diameter (<0.010") limits throughput and stack height.
Embedded resistors with Ohmega/Gould technology will need additional core testing and finished board verification. Non-FR-4 materials, like PTFEs, can be 10 to 20 times the FR-4 cost, and material cost is generally 25–50% of the board cost. Edge plating will have additional processes required prior to plating.
To read this entire article, which appeared in the May 2023 issue of Design007 Magazine, click here.
Share on:
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Taking Control of PCB Verification One Step at a Time
10/09/2025 | Kirk Fabbri, Siemens EDAToday’s designs are as complex as ever, and engineers face tough decisions every day. Simulation and verification teams are confronted with a three-fold challenge: understanding the underlying theory, mastering the tools, and applying best practices.Engineers need to navigate a vast and ever-changing cast of design and simulation tools, often with overlapping functionality.
Happy’s Tech Talk #43: Engineering Statistics Training With Free Software
10/06/2025 | Happy Holden -- Column: Happy’s Tech TalkIn over 50 years as a PCB process engineer, the one skill I acquired in college that has been most beneficial is engineering statistics. Basic statistics was part of my engineering fundamentals classes, but I petitioned the dean to let me take the engineering statistics graduate course because I was creating a senior thesis for my honors focus and needed more training on Design of Experiments (DOE).
Connect the Dots: Evolution of PCB Manufacturing—Lamination
10/02/2025 | Matt Stevenson -- Column: Connect the DotsWhen I wrote The Printed Circuit Designer's Guide to...™ Designing for Reality, it was not a one-and-done effort. Technology is advancing rapidly. Designing for the reality of PCB manufacturing will continue to evolve. That’s why I encourage designers to stay on top of the tools and processes used during production, to ensure their designs capitalize on the capabilities of their manufacturing partner.
Empower Sets New Benchmark with 20x Faster Response and Breakthrough Sustainability Demonstrated at OCP Global Summit 2025
09/25/2025 | Empower SemiconductorEmpower Semiconductor, the world leader in powering AI-class processors, announced that its Crescendo chipset, an artificial intelligence (AI) and high-performance computing (HPC) processor true vertical power delivery platform, is available now for final sampling, with mass production slated for late 2025.
Driving Innovation: Mastering Panel Warpage
09/23/2025 | Simon Khesin -- Column: Driving InnovationDuring the complex and multi-step process of PCB fabrication, a panel's flatness is constantly at risk. A host of factors can introduce warpage, bending, and unevenness, presenting a fundamental challenge to achieving high-precision results. This deformation (sometimes referred to as “bow and twist”), even on a microscopic scale, can lead to critical defects during subsequent stages, such as component surface mounting (e.g., tombstoning, solder opens) and the PCB's long-term functional reliability.