-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueSolder Printing
In this issue, we turn a discerning eye to solder paste printing. As apertures shrink, and the requirement for multiple thicknesses of paste on the same board becomes more commonplace, consistently and accurately applying paste becomes ever more challenging.
A Culture of Thriving
One cannot simply command thriving; it must be nurtured, developed, and encouraged. In this issue, we explore strategies to improve your working relationship model—both internally and externally. In this culture of thriving, your business will grow in the process.
Certifications
Certifications have historically been seen as a cost of doing business, but how do we turn them into a positive ROI and a value to both customer and vendor?
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - smt007 Magazine
Siemens Unveils Calibre DesignEnhancer for Calibre Correct-by-construction IC Layout Optimization
July 12, 2023 | SiemensEstimated reading time: 3 minutes
![](https://iconnect007.com/application/files/3216/9087/2583/siemens-calibre.jpeg)
Siemens Digital Industries Software introduces Calibre DesignEnhancer software, an innovative solution that enables integrated circuit (IC), place-and-route (P&R) and full-custom design teams to dramatically improve productivity, boost design quality and reduce time to market by automatically implementing ‘Calibre correct-by-construction’ design layout modifications much earlier in the IC design and verification process.
The latest in a series of ‘shift left’ tools for Siemens’ industry-leading Calibre® nmPlatform for IC physical verification, the new Calibre DesignEnhancer tool empowers custom and digital design teams to enhance physical verification readiness by quickly and accurately optimizing their designs to reduce or eliminate voltage (IR) drop and electromigration (EM) issues. By supporting automated layout optimization during the IC design and implementation stages, the Calibre DesignEnhancer tool helps customers deliver “DRC-clean” designs to tapeout faster while improving design manufacturability and circuit reliability.
“The Calibre DesignEnhancer solution is proving to be extremely useful in our continuous efforts to enhance our IC design processes, for example, by addressing and resolving specification resistance and IR-drop issues,” said Pier Luigi Rolandi, Smart Power Technology R&D Design Enablement Director, STMicroelectronics.
Before conducting physical verification on an IC design, engineers have traditionally relied on third-party P&R tools to incorporate design for manufacturing (DFM) optimizations, often requiring multiple time-consuming runs before converging on a “DRC-clean” solution. With Siemens’ new Calibre DesignEnhancer tool, design teams can significantly shorten turnaround time and reduce EM/IR issues while preparing a layout for physical verification.
The Calibre DesignEnhancer tool currently provides three use models:
- Via modification automatically analyzes layouts and inserts up to 1 million+ Calibre-clean correct-by-construction vias to reduce the impact of via resistance on EM/IR and reliability. Because these modifications are based on a thorough understanding of the layout and signoff design rules, via insertion can help customers meet their power goals without impacting performance or area metrics.
- Power/ground enhancement automatically analyzes layouts and inserts Calibre nmDRC-clean vias and interconnects in open tracks to create parallel runs that can lower resistance on power/ground structures and reduce IR and EM issues associated with the power grid. Customers using the Calibre DesignEnhancer tool have achieved up to 90 percent reductions in IR drop issues.
- Filler cell insertion optimizes the insertion of decoupling capacitor (DCAP) and filler cells required for physical verification readiness. It replaces traditional P&R filler cell insertion processes, which helps to provide better quality of results and up to 10X faster runtimes.
“In today’s challenging IC design environment, engineering teams working at advanced nodes are struggling to optimize layouts for manufacturability and performance within the given area and project timeline constraints in which they must work,” said Michael White, Senior Director, Physical Verification Product Management, Calibre Design Solutions, Siemens Digital Industries Software. “By using the Calibre DesignEnhancer software, designers can bring Calibre polygonal processing speed and accuracy into play earlier in the design cycle, which can help to avoid late design cycle surprises.”
The Calibre DesignEnhancer solution uses proven technology, engines, and qualified rule decks from Calibre, all of which can help customers generate results that are correct by construction, Calibre DRC-clean, and ready for signoff verification. It can read OASIS, GDS, and LEF/DEF as input files, and output layout modifications in any combination of OASIS, GDS, or incremental DEF files, helping design teams to easily back-annotate Calibre DesignEnhancer software changes to the design database for power and timing analysis using commonly preferred tools for further analysis earlier in the design creation lifecycle.
The Calibre DesignEnhancer tool integrates with all major design and implementation environments using industry interface standards, providing a user-friendly environment that requires minimal training and setup. Calibre DesignEnhancer kits are available now for all leading foundries supporting designs from 130nm to 2nm, depending on the use model and the technology.
Suggested Items
I-Connect007 Editor's Choice: Five Must-Reads for the Week
09/06/2024 | Nolan Johnson, I-Connect007This week’s Top 5 starts with steps you can take to cultivate a culture of thriving. We also have bullish news from the global semiconductor sector, advice on how to tease out hidden cost drivers during the PCB design cycle, how the Altium-Ansys collaboration will affect design, and Happy Holden’s version of Occam’s Razor—three simple tools to keep your wet processes in line.
Impact of the Altium-Ansys Partnership on PCB Design
09/05/2024 | Josh Moore, AltiumThere’s a saying in electronics hardware design: “There are two types of electronics designers: those who have signal integrity problems and those who will.” This adage emphasizes the inevitability of encountering and the need to address signal integrity (SI) and power integrity (PI) issues.
Hidden Cost Drivers in PCB Design
09/05/2024 | Cherie Litson, CID+, Litson1 ConsultingI recently taught a CID+ course, and if you’ve ever taken a CID or CID+ course, you know that we discuss cost adders quite a bit. When I asked the class of 15 design engineers their ideas on the biggest cost adders, the first and strongest response: the project manager. Are you surprised by their answer? After over 40 years in the industry, I wasn’t. If you step back and look at the process of product development, you’ll see that many decisions that affect costs down the line really do take root with the project manager.
Altium, Mouser Team Up to Advance Electronics Education and Careers Worldwide
09/05/2024 | AltiumAltium LLC, a global leader in software and solutions for the electronics industry, and Mouser Electronics, a global authorized distributor of semiconductors and electronic components, are excited to announce a strategic partnership aimed at advancing electronics education and careers worldwide.
Young Professionals Spotlight: Process Engineer Kevin Dial, American Standard Circuits
09/05/2024 | Dan Beaulieu, D.B. Management GroupWhen I heard that my friends at American Standard Circuits had hired a new, fresh-out-of-college process engineer, I was anxious to meet him. Now, you get to read this interview. It’s a rare perspective of a young man new to our industry.