- design007 Magazine
Latest IssuesCurrent Issue
In this issue, we discuss some of the challenges, pitfalls and mitigations to consider when designing non-standard board geometries. We share strategies for designing odd-shaped PCBs, including manufacturing trade-offs and considerations required for different segments and perspectives.
- Events||| MENU
- design007 Magazine
iNEMI Packaging Tech Topic Series Webinar: LSI/PKG/PCB Co-DesignNovember 21, 2023 | iNEMI
Estimated reading time: 1 minute
iNEMI Packaging Tech Topic Series Webinar, LSI/PKG/PCB Co-Design to Support 3D-IC/Chiplet Design will be held on November 28, 2023, by guest speaker Kazunari Koga, Zuken Inc.
Chips and packages have different manufacturing methods and data sizes, so the design tools are also different. This webinar will introduce new software technology that can handle — in one tool —two types of design data. This technology connects design data for different technologies in a hierarchical structure and allows all data to be edited simultaneously. It also addresses the issues of designing a package that implements chiplets. This includes the challenges of large-scale design data (due to increasing nets between chips), device implementation of heterogeneous technologies with a mixture of substrate and silicon, and I/O design complexity.
About the Speaker
Mr. Koga has been working with development of an LSI/package/board (LPB) co-design environment since 2007. He joined the JEITA LPB working group in 2010, and participated in the development of LPB formats, which became an IEEE standard in 2015. He was also involved in the Semiconductor Technology Academic Research Center’s (STARC’s) development of a design methodology for 3D ICs, and the New Energy and Industrial Technology Development Organization’s (NEDO’s) development project for a 3D integrated design and verification platform.
This event is open to industry; advance registration is required. If you have any questions or need additional information, please visit iNEMI’s website.
November 28, 2023
8:00-9:00 a.m. EST (US)
2:00-3:00 p.m. CET (Europe)
10:00-11:00 p.m. JST (Japan)
Cadence’s digital and custom/analog flows are certified on the Intel 18A process technology. Cadence® design IP supports this node from Intel Foundry, and the corresponding process design kits (PDKs) are delivered to accelerate the development of a wide variety of low-power consumer, high-performance computing (HPC), AI and mobile computing designs.
Intel Corp. (INTC) launched Intel Foundry as a more sustainable systems foundry business designed for the AI era and announced an expanded process roadmap designed to establish leadership into the latter part of this decade.
Keysight, Intel Foundry Partner to Certify Electromagnetic Simulation Software for Intel 18A Process Technology02/22/2024 | BUSINESS WIRE
Keysight Technologies, Inc. announces that the RFPro electromagnetic (EM) simulation software, part of the Keysight EDA Advanced Design System (ADS) integrated tool suite, is now certified by Intel Foundry for design engineers targeting Intel 18A process technology.
I-Connect007 has just released the latest episode of its podcast series, On the Line with..., which focuses on designing for reality in the electronics industry. In this episode, host Nolan Johnson talks with ASC Sunstone VP/Manager Matt Stevenson about CAD tool features and data formats that help designers make better decisions and transfer better designs to manufacturing.
Intel Foundry Services (IFS) and Cadence Design Systems, Inc. (Nasdaq: CDNS) announced they have expanded their partnership and entered into a multiyear strategic agreement to jointly develop a portfolio of key customized IP, optimized design flows and techniques for Intel 18A technology featuring RibbonFET gate-all-around transistors and PowerVia backside power delivery.