-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current Issue
Power Integrity
Current power demands are increasing, especially with AI, 5G, and EV chips. This month, our experts share “watt’s up” with power integrity, from planning and layout through measurement and manufacturing.
Signal Integrity
If you don’t have signal integrity problems now, you will eventually. This month, our expert contributors share a variety of SI techniques that can help designers avoid ground bounce, crosstalk, parasitic issues, and much more.
Proper Floor Planning
Floor planning decisions can make or break performance, manufacturability, and timelines. This month’s contributors weigh in with their best practices for proper floor planning and specific strategies to get it right.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
Cadence Signoff Solutions Empower Samsung Foundry’s Breakthrough Success on 5G Networking SoC Design
December 1, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that Samsung Foundry successfully taped out a 5G networking SoC design on the Samsung 5LPE technology using the Cadence® Quantus™ Extraction Solution and Tempus™ Timing Solution. This accomplishment marks a turning point for Samsung Foundry where the team deployed the Cadence signoff solutions for the first time, achieving a 2X productivity boost that led to faster design closure versus its previous design methodology. The team also experienced significant power, performance and area (PPA) gains on this 120M instance design using the Cadence integrated flow.
One of the most notable aspects of Samsung Foundry’s achievement was the team’s use of the Tempus ECO Option within the Cadence Innovus™ Implementation System, which facilitated faster design convergence and closure, leading to an unprecedented reduction in project timeline. Further contributing to the productivity improvement, Samsung Foundry deployed the Tempus hierarchical static timing analysis feature, enabling hierarchical design closure while optimizing resource allocation and reducing machine and memory demands. Lastly, the Samsung team utilized Tempus and Quantus distributed technology to curtail the overall runtime for this complex design.
“The successful tapeout of our SF5A design for 5G networking was a significant milestone for our team, and the enhanced efficiency and reduced runtime afforded by the Cadence Quantus Extraction Solution and Tempus Timing Solution are a testament to the power of innovation and collaboration between the Cadence and Samsung teams,” said Sangyun Kim, Vice president and head of Foundry Design Technology Team at Samsung Electronics. “We’re committed to pushing the boundaries and leveraging the effectiveness of these signoff tools to deliver our designs to market faster, and we look forward to building upon our success for future projects and advancements.”
“The integrated Quantus Extraction Solution and Tempus Signoff Solution played a pivotal role in enabling Samsung Foundry to achieve enhanced productivity and PPA gains and time-to-market efficiencies,” said Vivek Mishra, corporate vice president in the Digital & Signoff Group at Cadence. “The most rewarding aspect of the collaboration with Samsung Foundry was seeing the team achieve their target design metrics while accelerating the time to market. We’re looking forward to continuing our work together to advance innovation.”
The Quantus Extraction Solution and Tempus Timing Solution are part of the broader Cadence digital full flow, offering a faster path to tapeout. The tools and flow support the company’s Intelligent System Design™ strategy, enabling customers to achieve SoC design excellence.
Testimonial
"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."
Julia McCaffrey - NCAB GroupSuggested Items
NEDME 2025 Draws Strong Northwest Crowd, Builds on Tradition of Regional Collaboration
10/31/2025 | NEDMEThe NW Electronics Design & Manufacturing Expo (NEDME) 2025 once again brought together the Pacific Northwest community for a full day of learning, networking, and industry connections.
Keysight Advances Quantum Engineering with New System-Level Simulation Solution
10/30/2025 | BUSINESS WIREKeysight Technologies, Inc. announced the release of Quantum System Analysis, a breakthrough Electronic Design Automation (EDA) solution that enables quantum engineers to simulate and optimize quantum systems at the system level.
WestDev Announces Advanced Thermal Analysis Integration for Pulsonix PCB Design Suite
10/29/2025 | WestDev Ltd.Pulsonix, the industry-leading PCB design software from WestDev Ltd., announced a major enhancement to its design ecosystem: a direct interface between Pulsonix and ADAM Research's TRM (Thermal Risk Management) analysis software.
Industry Veteran Dr. Helen Song Joins Celera Semiconductor to Lead Product Design
10/28/2025 | PRNewswireCelera Semiconductor, the analog industry leader using AI to automate the entire product development flow, today announced that Dr. Helen Song has joined the company as vice president of Product Design.
Mapping the EV Landscape: Markets, Platforms, and Powertrains
10/28/2025 | Stanton Rak, SF Rak Companye-Mobility is the defining transformation of 21st-century transportation. As legacy OEMs, startups, and governments race to electrify vehicle fleets, the landscape of e-Mobility is expanding into previously unimaginable territory. But with innovation comes complexity, and with complexity, a need for systems that are not only high-performing but also reliably engineered for the long haul. Understanding the diversity and scale of the EV marketplace is essential to grasping the reliability challenges ahead.