-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueSilicon to Systems: From Soup to Nuts
This month, we asked our expert contributors to weigh in on silicon to systems—what it means to PCB designers and design engineers, EDA companies, and the rest of the PCB supply chain... from soup to nuts.
Cost Drivers
In this month’s issue of Design007 Magazine, our expert contributors explain the impact of cost drivers on PCB designs and the need to consider a design budget. They discuss the myriad design cycle cost adders—hidden and not so hidden—and ways to add value.
Mechatronics
Our expert contributors discuss the advent of mechatronics in PCB design, the challenges and opportunities this creates for circuit board designers, and the benefits—to the employee and the company—of becoming a mechatronics engineer.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Cadence Signoff Solutions Empower Samsung Foundry’s Breakthrough Success on 5G Networking SoC Design
December 1, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that Samsung Foundry successfully taped out a 5G networking SoC design on the Samsung 5LPE technology using the Cadence® Quantus™ Extraction Solution and Tempus™ Timing Solution. This accomplishment marks a turning point for Samsung Foundry where the team deployed the Cadence signoff solutions for the first time, achieving a 2X productivity boost that led to faster design closure versus its previous design methodology. The team also experienced significant power, performance and area (PPA) gains on this 120M instance design using the Cadence integrated flow.
One of the most notable aspects of Samsung Foundry’s achievement was the team’s use of the Tempus ECO Option within the Cadence Innovus™ Implementation System, which facilitated faster design convergence and closure, leading to an unprecedented reduction in project timeline. Further contributing to the productivity improvement, Samsung Foundry deployed the Tempus hierarchical static timing analysis feature, enabling hierarchical design closure while optimizing resource allocation and reducing machine and memory demands. Lastly, the Samsung team utilized Tempus and Quantus distributed technology to curtail the overall runtime for this complex design.
“The successful tapeout of our SF5A design for 5G networking was a significant milestone for our team, and the enhanced efficiency and reduced runtime afforded by the Cadence Quantus Extraction Solution and Tempus Timing Solution are a testament to the power of innovation and collaboration between the Cadence and Samsung teams,” said Sangyun Kim, Vice president and head of Foundry Design Technology Team at Samsung Electronics. “We’re committed to pushing the boundaries and leveraging the effectiveness of these signoff tools to deliver our designs to market faster, and we look forward to building upon our success for future projects and advancements.”
“The integrated Quantus Extraction Solution and Tempus Signoff Solution played a pivotal role in enabling Samsung Foundry to achieve enhanced productivity and PPA gains and time-to-market efficiencies,” said Vivek Mishra, corporate vice president in the Digital & Signoff Group at Cadence. “The most rewarding aspect of the collaboration with Samsung Foundry was seeing the team achieve their target design metrics while accelerating the time to market. We’re looking forward to continuing our work together to advance innovation.”
The Quantus Extraction Solution and Tempus Timing Solution are part of the broader Cadence digital full flow, offering a faster path to tapeout. The tools and flow support the company’s Intelligent System Design™ strategy, enabling customers to achieve SoC design excellence.
Suggested Items
I-Connect007 Editor's Choice: Five Must-Reads for the Week
09/06/2024 | Nolan Johnson, I-Connect007This week’s Top 5 starts with steps you can take to cultivate a culture of thriving. We also have bullish news from the global semiconductor sector, advice on how to tease out hidden cost drivers during the PCB design cycle, how the Altium-Ansys collaboration will affect design, and Happy Holden’s version of Occam’s Razor—three simple tools to keep your wet processes in line.
Impact of the Altium-Ansys Partnership on PCB Design
09/05/2024 | Josh Moore, AltiumThere’s a saying in electronics hardware design: “There are two types of electronics designers: those who have signal integrity problems and those who will.” This adage emphasizes the inevitability of encountering and the need to address signal integrity (SI) and power integrity (PI) issues.
Hidden Cost Drivers in PCB Design
09/05/2024 | Cherie Litson, CID+, Litson1 ConsultingI recently taught a CID+ course, and if you’ve ever taken a CID or CID+ course, you know that we discuss cost adders quite a bit. When I asked the class of 15 design engineers their ideas on the biggest cost adders, the first and strongest response: the project manager. Are you surprised by their answer? After over 40 years in the industry, I wasn’t. If you step back and look at the process of product development, you’ll see that many decisions that affect costs down the line really do take root with the project manager.
Altium, Mouser Team Up to Advance Electronics Education and Careers Worldwide
09/05/2024 | AltiumAltium LLC, a global leader in software and solutions for the electronics industry, and Mouser Electronics, a global authorized distributor of semiconductors and electronic components, are excited to announce a strategic partnership aimed at advancing electronics education and careers worldwide.
Young Professionals Spotlight: Process Engineer Kevin Dial, American Standard Circuits
09/05/2024 | Dan Beaulieu, D.B. Management GroupWhen I heard that my friends at American Standard Circuits had hired a new, fresh-out-of-college process engineer, I was anxious to meet him. Now, you get to read this interview. It’s a rare perspective of a young man new to our industry.