The Knowledge Base: Beyond the Badge—Why Membership Matters More Than Ever
Smart Automation: AI—Revolutionizing Inspection in Electronics Manufacturing
Standard of Excellence: The Role of Technology in Enhancing the Customer Experience
Cadence Signoff Solutions Empower Samsung Foundry’s Breakthrough Success on 5G Networking SoC Design
December 1, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that Samsung Foundry successfully taped out a 5G networking SoC design on the Samsung 5LPE technology using the Cadence® Quantus™ Extraction Solution and Tempus™ Timing Solution. This accomplishment marks a turning point for Samsung Foundry where the team deployed the Cadence signoff solutions for the first time, achieving a 2X productivity boost that led to faster design closure versus its previous design methodology. The team also experienced significant power, performance and area (PPA) gains on this 120M instance design using the Cadence integrated flow.
One of the most notable aspects of Samsung Foundry’s achievement was the team’s use of the Tempus ECO Option within the Cadence Innovus™ Implementation System, which facilitated faster design convergence and closure, leading to an unprecedented reduction in project timeline. Further contributing to the productivity improvement, Samsung Foundry deployed the Tempus hierarchical static timing analysis feature, enabling hierarchical design closure while optimizing resource allocation and reducing machine and memory demands. Lastly, the Samsung team utilized Tempus and Quantus distributed technology to curtail the overall runtime for this complex design.
“The successful tapeout of our SF5A design for 5G networking was a significant milestone for our team, and the enhanced efficiency and reduced runtime afforded by the Cadence Quantus Extraction Solution and Tempus Timing Solution are a testament to the power of innovation and collaboration between the Cadence and Samsung teams,” said Sangyun Kim, Vice president and head of Foundry Design Technology Team at Samsung Electronics. “We’re committed to pushing the boundaries and leveraging the effectiveness of these signoff tools to deliver our designs to market faster, and we look forward to building upon our success for future projects and advancements.”
“The integrated Quantus Extraction Solution and Tempus Signoff Solution played a pivotal role in enabling Samsung Foundry to achieve enhanced productivity and PPA gains and time-to-market efficiencies,” said Vivek Mishra, corporate vice president in the Digital & Signoff Group at Cadence. “The most rewarding aspect of the collaboration with Samsung Foundry was seeing the team achieve their target design metrics while accelerating the time to market. We’re looking forward to continuing our work together to advance innovation.”
The Quantus Extraction Solution and Tempus Timing Solution are part of the broader Cadence digital full flow, offering a faster path to tapeout. The tools and flow support the company’s Intelligent System Design™ strategy, enabling customers to achieve SoC design excellence.
Share on:
Suggested Items
CE3S Launches EcoClaim Solutions to Simplify Recycling and Promote Sustainable Manufacturing
05/29/2025 | CE3SCumberland Electronics Strategic Supply Solutions (CE3S), your strategic sourcing, professional solutions and distribution partner, is proud to announce the official launch of EcoClaim™ Solutions, a comprehensive recycling program designed to make responsible disposal of materials easier, more efficient, and more accessible for manufacturers.
WellPCB, OurPCB Launch Low-Cost PCB Assembly and Custom Cable Assembly Solutions
05/29/2025 | ACCESSWIREWellPCB and OurPCB, world leading PCB manufacturing service providers, announced today that they have officially launched new Low-Cost PCB Assembly Solutions and Custom Cable Assembly services to meet the needs of the electronics manufacturing industry for high cost performance and flexible customization.
Siemens Expands OSAT Alliance Membership to Build Domestic Semiconductor Supply Chains
05/29/2025 | SiemensSiemens Digital Industries Software announced the latest members to join its OSAT Alliance program which enables outsourced semiconductor assembly and test (OSAT) providers to develop, validate and support integrated circuit (IC) package assembly design kits (ADKs) that drive broader adoption of emerging technologies by fabless semiconductor and systems companies and help to build secure domestic semiconductor supply chains.
Standards: The Roadmap for Your Ideal Data Package
05/29/2025 | Andy Shaughnessy, Design007 MagazineIn this interview, IPC design instructor Kris Moyer explains how standards can help you ensure that your data package has all the information your fabricator and assembler need to build your board the way you designed it, allowing them to use their expertise. As Kris says, even with IPC standards, there’s still an art to conveying the right information in your documentation.
High-frequency EMC Noise in DC Circuits
05/29/2025 | Karen Burnham, EMC UnitedEMC isn’t black magic, but it’s easy to understand why it seems that way. When looking at a schematic like that in Figure 1, it looks like you’re only dealing with DC signals all across the board. There’s a 28 VDC input that goes through an EMI filter, then gets converted to 12 VDC power. Except in extremely rare circumstances involving equipment sensitive to magnetostatic fields, DC electricity will never be part of an EMC problem.