Global Sourcing Spotlight: Navigating the Variables of Holiday Schedules in Global Sourcing
Nolan’s Notes: Soldering Technologies
The Knowledge Base: The Impact of Harsh Environments on Residue Tolerance
Cadence Signoff Solutions Empower Samsung Foundry’s Breakthrough Success on 5G Networking SoC Design
December 1, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that Samsung Foundry successfully taped out a 5G networking SoC design on the Samsung 5LPE technology using the Cadence® Quantus™ Extraction Solution and Tempus™ Timing Solution. This accomplishment marks a turning point for Samsung Foundry where the team deployed the Cadence signoff solutions for the first time, achieving a 2X productivity boost that led to faster design closure versus its previous design methodology. The team also experienced significant power, performance and area (PPA) gains on this 120M instance design using the Cadence integrated flow.
One of the most notable aspects of Samsung Foundry’s achievement was the team’s use of the Tempus ECO Option within the Cadence Innovus™ Implementation System, which facilitated faster design convergence and closure, leading to an unprecedented reduction in project timeline. Further contributing to the productivity improvement, Samsung Foundry deployed the Tempus hierarchical static timing analysis feature, enabling hierarchical design closure while optimizing resource allocation and reducing machine and memory demands. Lastly, the Samsung team utilized Tempus and Quantus distributed technology to curtail the overall runtime for this complex design.
“The successful tapeout of our SF5A design for 5G networking was a significant milestone for our team, and the enhanced efficiency and reduced runtime afforded by the Cadence Quantus Extraction Solution and Tempus Timing Solution are a testament to the power of innovation and collaboration between the Cadence and Samsung teams,” said Sangyun Kim, Vice president and head of Foundry Design Technology Team at Samsung Electronics. “We’re committed to pushing the boundaries and leveraging the effectiveness of these signoff tools to deliver our designs to market faster, and we look forward to building upon our success for future projects and advancements.”
“The integrated Quantus Extraction Solution and Tempus Signoff Solution played a pivotal role in enabling Samsung Foundry to achieve enhanced productivity and PPA gains and time-to-market efficiencies,” said Vivek Mishra, corporate vice president in the Digital & Signoff Group at Cadence. “The most rewarding aspect of the collaboration with Samsung Foundry was seeing the team achieve their target design metrics while accelerating the time to market. We’re looking forward to continuing our work together to advance innovation.”
The Quantus Extraction Solution and Tempus Timing Solution are part of the broader Cadence digital full flow, offering a faster path to tapeout. The tools and flow support the company’s Intelligent System Design™ strategy, enabling customers to achieve SoC design excellence.
Share on:
Suggested Items
The Shaughnessy Report: A Stack of Advanced Packaging Info
12/10/2024 | Andy Shaughnessy -- Column: The Shaughnessy ReportIt’s only fitting that this issue on advanced packaging and stackup features a “stackup” of “packages” on the cover. There’s certainly a lot to “unpack” in this issue. As advanced packaging moves further into the mainstream of PCB design, more PCB designers and design engineers are realizing this isn’t a plug-and-play technology. As we see in this issue, advanced packaging can have an impact on the entire design—the stackup in particular.
I-Connect007 Releases New Episode of Meet the Author Podcast: Spotlight on Complex PCB Design
12/10/2024 | I-Connect007I-Connect007 is thrilled to announce the latest installment of its Meet the Author podcast series, hosted by Nolan Johnson. In this episode, Johnson interviews Scott Miller and Brian White of Freedom CAD, who share their expertise on complex PCB design.
Advanced Packaging and Stackup Design: December 2024—Design007 Magazine
12/09/2024 | I-Connect007 Editorial TeamIn this month's issue,, we asked our expert contributors to discuss the impact of advanced packaging on stackup design—from SI and DFM challenges through the variety of material tradeoffs that designers must contend with in the arena of HDI and UHDI. And with a little research, planning, and collaboration with the fabricator, any seasoned PCB designer can utilize advanced packaging.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
12/06/2024 | Marcy LaRont, I-Connect007This week’s must-reads include a discussion on innovation and embedded components within the layers of a PCB with Accurate Circuit Engineering. We revisit the real cost to manufacture in a case study on how a seemingly small design error can have a dramatic effect on your end customer’s costs. Dan Beaulieu provides this month’s book review highlighting the criticality of fostering creativity in the workplace. Bert Horner of The Test Connection discusses his decision to launch a new, complimentary business venture, The Training Connection; and Ramon Roche of NCAB talks about electric vehicle charging.
If You Can Define It Right, You Can Design It Right
12/05/2024 | Andy Shaughnessy, Design007Design engineer Chris Young is known for his optimized design process. As lead hardware engineer with Moog Space and Defense Group and owner of Young Engineering Services, Chris collects data like it’s going out of style, and he leaves nothing to chance. With that in mind, I asked Chris to discuss his views on rules of thumb—which ones work, which ones should be avoided, and how rules fit ideally into the PCB design process.