Knocking Down the Bone Pile: Best Practices for Electronic Component Salvaging
Global Citizenship: Together for a Perfect PCB Solution
Smart Automation: Odd-form Assembly—Dedicated Insertion Equipment Matters
Cadence Signoff Solutions Empower Samsung Foundry’s Breakthrough Success on 5G Networking SoC Design
December 1, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that Samsung Foundry successfully taped out a 5G networking SoC design on the Samsung 5LPE technology using the Cadence® Quantus™ Extraction Solution and Tempus™ Timing Solution. This accomplishment marks a turning point for Samsung Foundry where the team deployed the Cadence signoff solutions for the first time, achieving a 2X productivity boost that led to faster design closure versus its previous design methodology. The team also experienced significant power, performance and area (PPA) gains on this 120M instance design using the Cadence integrated flow.
One of the most notable aspects of Samsung Foundry’s achievement was the team’s use of the Tempus ECO Option within the Cadence Innovus™ Implementation System, which facilitated faster design convergence and closure, leading to an unprecedented reduction in project timeline. Further contributing to the productivity improvement, Samsung Foundry deployed the Tempus hierarchical static timing analysis feature, enabling hierarchical design closure while optimizing resource allocation and reducing machine and memory demands. Lastly, the Samsung team utilized Tempus and Quantus distributed technology to curtail the overall runtime for this complex design.
“The successful tapeout of our SF5A design for 5G networking was a significant milestone for our team, and the enhanced efficiency and reduced runtime afforded by the Cadence Quantus Extraction Solution and Tempus Timing Solution are a testament to the power of innovation and collaboration between the Cadence and Samsung teams,” said Sangyun Kim, Vice president and head of Foundry Design Technology Team at Samsung Electronics. “We’re committed to pushing the boundaries and leveraging the effectiveness of these signoff tools to deliver our designs to market faster, and we look forward to building upon our success for future projects and advancements.”
“The integrated Quantus Extraction Solution and Tempus Signoff Solution played a pivotal role in enabling Samsung Foundry to achieve enhanced productivity and PPA gains and time-to-market efficiencies,” said Vivek Mishra, corporate vice president in the Digital & Signoff Group at Cadence. “The most rewarding aspect of the collaboration with Samsung Foundry was seeing the team achieve their target design metrics while accelerating the time to market. We’re looking forward to continuing our work together to advance innovation.”
The Quantus Extraction Solution and Tempus Timing Solution are part of the broader Cadence digital full flow, offering a faster path to tapeout. The tools and flow support the company’s Intelligent System Design™ strategy, enabling customers to achieve SoC design excellence.
Share on:
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Accelerating Embedded Innovation: Orthogone Becomes Texas Instruments Design Partner
09/17/2025 | PRNewswireOrthogone Technologies Inc., a leader in advanced embedded systems and FPGA development, is proud to announce its official designation as a Texas Instruments (TI) Design Services Partner.
BLT Joins Microchip Partner Program as Design Partner
09/17/2025 | BUSINESS WIREBLT, a U.S.-owned and operated engineering design services firm announced it has joined the Microchip Design Partner Program.
Staying on Top of Signal Integrity Challenges
09/16/2025 | Andy Shaughnessy, Design007 MagazineOver the years, Kris Moyer has taught a variety of advanced PCB design classes, both online IPC courses and in-person classes at California State University-Sacramento, where he earned his degrees in electrical engineering. Much of his advanced curriculum focuses on signal integrity, so we asked Kris to discuss the trends he’s seeing in signal integrity today, the SI challenges facing PCB designers, and his go-to techniques for controlling or completely eliminating SI problems.
American Standard Circuits to Exhibit and Host Lunch & Learn at PCB West 2025
09/17/2025 | American Standard CircuitsAnaya Vardya, President, and CEO of American Standard Circuits/ASC Sunstone Circuits has announced that his company will once again be exhibiting at PCB West 2025 to be held at the Santa Clara Convention Center on Wednesday, October 1, 2025.
ASM Technologies Limited signs MoU with the Guidance, Government of Tamilnadu to Expand Design-Led Manufacturing capabilities for ESDM
09/15/2025 | ASM TechnologiesASM Technologies Limited, a pioneer in Design- Led Manufacturing in the semiconductor and automotive industries, announced signing of Memorandum of Understanding (MoU) with the Guidance, Government of Tamilnadu whereby it will invest Rs. 250 crores in the state to expand its ESDM related Design-Led Manufacturing and precision engineering capacity. ASM Technologies will acquire 5 acres of land from the Government of Tamilnadu to set up a state-of-the-art design facility in Tamil Nadu's growing technology manufacturing ecosystem, providing a strong strategic advantage and long-term benefits for ASM.