Nolan’s Notes: Everyone Has Their Eye on India
Standard of Excellence: The Human Touch in an Automated World
The Government Circuit: Navigating New Trade Headwinds and New Partnerships
Cadence Signoff Solutions Empower Samsung Foundry’s Breakthrough Success on 5G Networking SoC Design
December 1, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that Samsung Foundry successfully taped out a 5G networking SoC design on the Samsung 5LPE technology using the Cadence® Quantus™ Extraction Solution and Tempus™ Timing Solution. This accomplishment marks a turning point for Samsung Foundry where the team deployed the Cadence signoff solutions for the first time, achieving a 2X productivity boost that led to faster design closure versus its previous design methodology. The team also experienced significant power, performance and area (PPA) gains on this 120M instance design using the Cadence integrated flow.
One of the most notable aspects of Samsung Foundry’s achievement was the team’s use of the Tempus ECO Option within the Cadence Innovus™ Implementation System, which facilitated faster design convergence and closure, leading to an unprecedented reduction in project timeline. Further contributing to the productivity improvement, Samsung Foundry deployed the Tempus hierarchical static timing analysis feature, enabling hierarchical design closure while optimizing resource allocation and reducing machine and memory demands. Lastly, the Samsung team utilized Tempus and Quantus distributed technology to curtail the overall runtime for this complex design.
“The successful tapeout of our SF5A design for 5G networking was a significant milestone for our team, and the enhanced efficiency and reduced runtime afforded by the Cadence Quantus Extraction Solution and Tempus Timing Solution are a testament to the power of innovation and collaboration between the Cadence and Samsung teams,” said Sangyun Kim, Vice president and head of Foundry Design Technology Team at Samsung Electronics. “We’re committed to pushing the boundaries and leveraging the effectiveness of these signoff tools to deliver our designs to market faster, and we look forward to building upon our success for future projects and advancements.”
“The integrated Quantus Extraction Solution and Tempus Signoff Solution played a pivotal role in enabling Samsung Foundry to achieve enhanced productivity and PPA gains and time-to-market efficiencies,” said Vivek Mishra, corporate vice president in the Digital & Signoff Group at Cadence. “The most rewarding aspect of the collaboration with Samsung Foundry was seeing the team achieve their target design metrics while accelerating the time to market. We’re looking forward to continuing our work together to advance innovation.”
The Quantus Extraction Solution and Tempus Timing Solution are part of the broader Cadence digital full flow, offering a faster path to tapeout. The tools and flow support the company’s Intelligent System Design™ strategy, enabling customers to achieve SoC design excellence.
Share on:
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
Kris Moyer Discusses His Emerging Design Technologies Class
09/04/2025 | Marcy LaRont, I-Connect007Kris Moyer, a design instructor for the Global Electronics Association, will be teaching his advanced PCB design class this fall. If you’re ready to level up your design education, you won’t want to miss this interview. The PCB Design for Emerging Design Technologies course is designed to provide the skills necessary to create PCB/PBA designs that require cutting-edge emerging design technologies and comply with all necessary IPC standards, including new standards being developed in this area.
Synopsys Announces Expanding AI Capabilities for its Leading EDA Solutions
09/04/2025 | SynopsysSynopsys announced expanding Synopsys.ai™ Copilot generative AI (GenAI) capabilities for its industry-leading semiconductor design solutions, enabling semiconductor engineering teams to accelerate development timelines, support significantly more complex designs, and increase engineering velocity amidst a workforce shortage.
UHDI Fundamentals: UHDI Technology and Industry 4.0
09/03/2025 | Anaya Vardya, American Standard CircuitsUltra high density interconnect (UHDI) technology is rapidly transforming how smart systems are designed and deployed in the context of Industry 4.0. With its capacity to support highly miniaturized, high-performance, and densely packed electronics, UHDI is a critical enabler of the smart, connected, and automated industrial future. Here, I’ll explore the synergy between UHDI and Industry 4.0 technologies, highlighting applications, benefits, and future directions.
Talking with Tamara: Floor Planning Policies
09/04/2025 | Andy Shaughnessy, Design007 MagazineTamara Jovanovic is an electrical engineer with Masimo, a medical equipment manufacturer. She’s been designing PCBs for seven years and earned a master’s degree in electrical engineering in 2022. I asked Tamara to share her thoughts on floor planning—the challenges, techniques, and advice for designers setting up floor planning strategies.
Pentalogix Launches ViewMate Essentials to Ensure PCB Designs are Manufacturing-Ready
09/03/2025 | PentaLogixPentalogix, Inc., a leader in PCB design solutions, announced the launch of ViewMate Essentials, an advanced CAM package designed to enhance the workflow of PCB designers. Available starting September 2nd, 2025, ViewMate Essentials enables designers to view, edit, and manage PCB manufacturing files with exceptional precision, facilitating seamless collaboration with PCB fabricators and assemblers.