-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueDo You Have X-ray Vision?
Has X-ray’s time finally come in electronics manufacturing? Join us in this issue of SMT007 Magazine, where we answer this question and others to bring more efficiency to your bottom line.
IPC APEX EXPO 2025: A Preview
It’s that time again. If you’re going to Anaheim for IPC APEX EXPO 2025, we’ll see you there. In the meantime, consider this issue of SMT007 Magazine to be your golden ticket to planning the show.
Technical Resources
Key industry organizations–all with knowledge sharing as a part of their mission–share their technical repositories in this issue of SMT007 Magazine. Where can you find information critical to your work? Odds are, right here.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - smt007 Magazine
Siemens Delivers New Solido IP Validation Suite
May 7, 2024 | SiemensEstimated reading time: 1 minute

Siemens Digital Industries Software introduced Solido™ IP Validation Suite software, a comprehensive, automated signoff solution for quality assurance across all design intellectual property (IP) types, including standard cells, memories and IP blocks. This new solution provides complete quality assurance (QA) coverage across all IP design views and formats, as well as version-to-version IP qualification for more predictable full-chip IP integration cycles and faster time-to-market.
Integration of off–the-shelf design IP for next-generation semiconductor designs continues to expand due to the quality-enhancing and time-saving advantages of IP reuse and modularization. To achieve silicon success, all IP must be validated for correctness and consistency early in the design flow, as issues discovered late in the design cycle may result in costly tapeout revisions or silicon re-spins.
Design IP is articulated in multiple design views such as logical, physical, electrical, timing, and power analysis contexts. However, thoroughly validating IP across all these perspectives and formats can be particularly time-consuming, often leading to significant production schedule delays.
The Solido IP Validation Suite helps to minimize these delays by providing production and integration teams with automated, comprehensive and customizable IP validation capabilities. The suite includes Siemens’ Solido™ Crosscheck™ software and Solido™ IPdelta™ software, both of which provide a comprehensive set of IP QA checks targeted for all types of design and foundational IP, incorporating in-view, cross-view, and version-to-version QA checks in a streamlined solution. The Solido IP Validation Suite offers rapid, full-flow coverage QA for IP production and integration teams through advanced features like smart parsing for IP data re-use, additive IP QA for automatic change identification and merging of QA reports, and seamless integration with industry-leading verification platforms like Siemens' Calibre® platform.
“With the increasing importance of design IP in semiconductor design, efficient and correct IP validation becomes a critical step towards silicon success,” said Amit Gupta, vice president and general manager, Custom IC Verification, Siemens Digital Industries Software. "The Solido IP Validation Suite provides a scalable and repeatable solution to identify and prevent design-breaking issues, helping IP production teams achieve high-quality IP delivery at every iteration, and helping chip-level design teams achieve faster tape-out schedules with fully qualified, easier-to-integrate design IP.”
Suggested Items
Explore Thermal Management Solutions in Latest Podcast Series—New Episode Now Available
04/23/2025 | I-Connect007I-Connect007 is excited to share the latest episode in our new podcast series! In this episode, Ryan returns to discuss practical strategies for managing heat, starting early in the design planning and specification phases. After all, prevention means there’s less to mitigate later.
Learning to Speak ‘Fab’
04/23/2025 | Ray Fugitt, DownStream TechnologiesOver the years, I’ve seen many PCB designers make DFM mistakes. At DownStream, I work with design and fabrication, and sometimes it feels as if the two segments are speaking completely different languages. But once designers learn to speak “fab,” many of these DFM challenges disappear.
Flex Wins Two 2025 PACE Awards for Innovation in Automotive Compute and Power Electronics
04/22/2025 | PRNewswireFlex was named a two-time 2025 Automotive News PACE Award winner at the awards ceremony on April 15, recognized for its industry-leading Jupiter Compute Platform and Backup DC/DC Converter design platforms.
Material Selection and RF Design
04/21/2025 | Andy Shaughnessy, Design007 MagazineInnovation rarely sleeps in this industry, and the RF laminate segment offers a perfect example. RF materials have continued to evolve, providing PCB designers much more than an either/or choice. I asked materials expert Alun Morgan, technology ambassador for the Ventec International Group, to walk us through the available RF material sets and how smart material selection can ease the burden on RF designers and design engineers.
Real Time with... IPC APEX EXPO 2025: Aster—Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.