-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueWhat's Your Sweet Spot?
Are you in a niche that’s growing or shrinking? Is it time to reassess and refocus? We spotlight companies thriving by redefining or reinforcing their niche. What are their insights?
Moving Forward With Confidence
In this issue, we focus on sales and quoting, workforce training, new IPC leadership in the U.S. and Canada, the effects of tariffs, CFX standards, and much more—all designed to provide perspective as you move through the cloud bank of today's shifting economic market.
Intelligent Test and Inspection
Are you ready to explore the cutting-edge advancements shaping the electronics manufacturing industry? The May 2025 issue of SMT007 Magazine is packed with insights, innovations, and expert perspectives that you won’t want to miss.
- Articles
- Columns
- Links
- Media kit
||| MENU - smt007 Magazine
Siemens Delivers New Solido IP Validation Suite
May 7, 2024 | SiemensEstimated reading time: 1 minute

Siemens Digital Industries Software introduced Solido™ IP Validation Suite software, a comprehensive, automated signoff solution for quality assurance across all design intellectual property (IP) types, including standard cells, memories and IP blocks. This new solution provides complete quality assurance (QA) coverage across all IP design views and formats, as well as version-to-version IP qualification for more predictable full-chip IP integration cycles and faster time-to-market.
Integration of off–the-shelf design IP for next-generation semiconductor designs continues to expand due to the quality-enhancing and time-saving advantages of IP reuse and modularization. To achieve silicon success, all IP must be validated for correctness and consistency early in the design flow, as issues discovered late in the design cycle may result in costly tapeout revisions or silicon re-spins.
Design IP is articulated in multiple design views such as logical, physical, electrical, timing, and power analysis contexts. However, thoroughly validating IP across all these perspectives and formats can be particularly time-consuming, often leading to significant production schedule delays.
The Solido IP Validation Suite helps to minimize these delays by providing production and integration teams with automated, comprehensive and customizable IP validation capabilities. The suite includes Siemens’ Solido™ Crosscheck™ software and Solido™ IPdelta™ software, both of which provide a comprehensive set of IP QA checks targeted for all types of design and foundational IP, incorporating in-view, cross-view, and version-to-version QA checks in a streamlined solution. The Solido IP Validation Suite offers rapid, full-flow coverage QA for IP production and integration teams through advanced features like smart parsing for IP data re-use, additive IP QA for automatic change identification and merging of QA reports, and seamless integration with industry-leading verification platforms like Siemens' Calibre® platform.
“With the increasing importance of design IP in semiconductor design, efficient and correct IP validation becomes a critical step towards silicon success,” said Amit Gupta, vice president and general manager, Custom IC Verification, Siemens Digital Industries Software. "The Solido IP Validation Suite provides a scalable and repeatable solution to identify and prevent design-breaking issues, helping IP production teams achieve high-quality IP delivery at every iteration, and helping chip-level design teams achieve faster tape-out schedules with fully qualified, easier-to-integrate design IP.”
Suggested Items
Meet the Author Podcast: Martyn Gaudion Unpacks the Secrets of High-Speed PCB Design
07/10/2025 | I-Connect007In this special Meet the Author episode of the On the Line with… podcast, Nolan Johnson sits down with Martyn Gaudion, signal integrity expert, managing director of Polar Instruments, and three-time author in I-Connect007’s popular The Printed Circuit Designer’s Guide to... series.
Showing Some Constraint: Design007 Magazine July 2025
07/10/2025 | I-Connect007 Editorial TeamA robust design constraint strategy balances dozens of electrical and manufacturing trade-offs. This month, we focus on design constraints—the requirements, challenges, and best practices for setting up the right constraint strategy.
Elementary, Mr. Watson: Rein in Your Design Constraints
07/10/2025 | John Watson -- Column: Elementary, Mr. WatsonI remember the long hours spent at the light table, carefully laying down black tape to shape each trace, cutting and aligning pads with surgical precision on sheets of Mylar. I often went home with nicks on my fingers from the X-Acto knives and bits of tape all over me. It was as much an art form as it was an engineering task—tactile and methodical, requiring the patience of a sculptor. A lot has changed in PCB design over the years.
TTCI Joins Printed Circuit Engineering Association to Strengthen Design-to-Test Collaboration and Workforce Development
07/09/2025 | The Test Connection Inc.The Test Connection Inc. (TTCI), a leading provider of electronic test and manufacturing solutions, is proud to announce its membership in the Printed Circuit Engineering Association (PCEA), further expanding the company’s efforts to support cross-functional collaboration, industry standards, and technical education in the printed circuit design and manufacturing community.
Bell to Build X-Plane for Phase 2 of DARPA Speed and Runway Independent Technologies (SPRINT) X-Plane Program
07/09/2025 | Bell Textron Inc.Bell Textron Inc., a Textron Inc. company, has been down-selected for Phase 2 of Defense Advanced Research Projects Agency (DARPA) Speed and Runway Independent Technologies (SPRINT) X-Plane program with the objective to complete design, construction, ground testing and certification of an X-plane demonstrator.