-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueDesigning Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
Learning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Cost-optimize Your PCB Design and Specifications
August 20, 2024 | Erik Pedersen and Richard Koensgen, ICAPE GroupEstimated reading time: 1 minute
Knowledge is the key to identifying the small details that makes the big cost difference for your printed circuit board. There are many types of printed circuit boards and multiple choices between the development of schematic and BOM to PCB technology selection, electronic PCB design, mechanical and physical properties, and PCB specification.
Component Technology and BGA Size
The component size and technology have the most significant influence on the PCB cost. Most surface-mounted microchips can be designed into standard PCBs with plated through-holes. If the same microchip comes in a BGA package, it might need microvias and buried vias using a higher wiring density to be designed into an HDI PCB. Generally, PCBs containing BGAs become HDI PCBs when the ball center-to-center pitch is below 0.8 mm. If your physical board properties allow it and the component availability is equal, you should strive to find the BGA with the largest pitch to reduce the component and PCB cost.
For example, the same BGA microchip can be found with pitch 0.8 mm, 0.6 mm, and 0.5 mm. The 0.8 mm pitch BGA can be routed on an eight-layer standard PCB with a price index of 100. The 0.6 mm pitch can be routed on a (1-6-1) eight-layer, one-step HDI PCB with a price index of 200. The 0.5 mm pitch BGA can be routed on a (2-4B-2) eight-layer, three-step HDI PCB with a price index of 350. The number of lamination steps is the most significant cost driver for HDI and ultra HDI PCBs. Designs with BGAs equal to or less than 0.4 mm and multiple rows challenge the capability of HDI suppliers, which leads to the use of UHDI design parameters and thereby reduces the availability and increases the cost.
Material Selection
Correct material selection that complies with the performance and functionality of your application also plays a crucial role in the PCB cost.
The most common stackups of standard PCBs are specified with 35 µm Cu on all layers. The manufacturer starts on 17.5 µm Cu on outer layers and 35 µm Cu on inner layers, since the final outer layer Cu thickness reaches approximately 35 µm after plating. But 35 µm Cu on the inner layers isn’t always required and can be replaced by 17.5 µm for the current flowing in many electronic devices. This, in turn, lowers costs.
To continue reading this article, which originally published in the August 2024 Design007 Magazine, click here.
Suggested Items
AdvancedPCB Appoints Gary Stoffer as Chief Commercial Officer
04/18/2025 | PRNewswireAdvancedPCB is proud to announce the appointment of Gary Stoffer as its new Chief Commercial Officer (CCO). In this role, Stoffer will lead all sales, marketing, and commercial strategy initiatives as the company continues its mission to deliver cutting-edge PCB solutions to industries worldwide.
Real Time with... IPC APEX EXPO 2025: Aster–Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.
IPC Strengthens Electronics Industry Awareness with Appointment of Carrie Sessine as Global Communications Vice President
04/16/2025 | IPCIPC, the global electronics association, announces the strategic appointment of Carrie Sessine as vice president of global communications. This newly created executive position underscores the association’s commitment to championing the electronics industry's critical contributions to global innovation and economic growth.
Real Time with... IPC APEX EXPO 2025: Emerging Trends in Design and Technology
04/16/2025 | Real Time with...IPC APEX EXPOAndy Shaughnessy speaks with IPC design instructor Kris Moyer to discuss emerging design trends. They cover UHDI technology, 3D printing, and optical data transmission, emphasizing the importance of a skilled workforce. The role of AI in design is highlighted, along with the need for understanding physics and mechanics as designs become more complex. The conversation concludes with a focus on enhancing math skills for better signal integrity.
Real Time with... IPC APEX EXPO 2025: EPOCH Expands With Automation
04/17/2025 | Real Time with...IPC APEX EXPOWith a 35-year history, EPOCH is expanding its operations in Bangalore, India, focusing on automation and customer collaboration. Phil Marcoux leads a task force for AI in PCB design, working with various companies to enhance collaboration, and cites that, historically, data sharing has provided the greatest challenge for AI development. Luckily, he says, that is changing. EPOCH combines AI and traditional methods in manufacturing, especially in product design.