-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueInner Layer Precision & Yields
In this issue, we examine the critical nature of building precisions into your inner layers and assessing their pass/fail status as early as possible. Whether it’s using automation to cut down on handling issues, identifying defects earlier, or replacing an old line...
Engineering Economics
The real cost to manufacture a PCB encompasses everything that goes into making the product: the materials and other value-added supplies, machine and personnel costs, and most importantly, your quality. A hard look at real costs seems wholly appropriate.
Alternate Metallization Processes
Traditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
From Silicon to Systems
September 10, 2024 | Andy Shaughnessy, Design007 MagazineEstimated reading time: 2 minutes
For the past few years, IPC has been championing the term “silicon to systems.” More than a buzzword, it has become a slogan—and even a kind of roadmap—for the organization. The term comes in especially handy when IPC is advocating for this industry in Washington, D.C., often addressing politicians who have little understanding of electronics technology.
But what does silicon to systems mean to PCB designers? We asked this and more of a trio of IPC staffers: CTO Matt Kelly, Chief Strategist for Advanced Packaging Devan Iyer, and design instructor Kris Moyer, CID+. Does your company take a silicon-to-systems approach to design?
Andy Shaughnessy: Matt, what do you mean by silicon to systems?
Matt Kelly: The term silicon to systems was born in our IPC Advanced Packaging report in the fall of 2021. It was a notion that I used to try to simplify the breadth and the scope of everything that was going on at the time, and is still going on today, of course. A lot of the focus with the CHIPS Act in the United States, Europe, and other geographies has really revolved around the step function changes that are occurring with semiconductors and electronics packaging. This comes out in terms of the U.S. CHIPS Act in the design of those chips, the architectures, and the fact that Moore's Law has been running out of economic steam for quite some time.
Silicon to systems was really a way for us to go beyond the discussion of just the semiconductor and the packaging of that chip. It's very important because everything follows silicon. We are at the beginning of a 10-plus-year period of significant disruption because of this technology change and adoption. Silicon to systems is basically a way of saying, “You don't hold a chip in your hand.” You don't even hold a component in your hand; you hold a cellphone in your hand, and for that system to work, while these components and changes are absolutely important, it's really just one part among many more that makes up the system you are using.
It’s basically about having a very circumspect view, not just looking at your own silo. From a design perspective, all these new systems can be across any application while they're being dreamt up by the OEMs, with increased functionality and density, and all these great things that we're trying to do all in single devices. This is really being powered by these chip technologies. I know Devan has a lot to say in this area as well.
Devan Iyer: Thanks, Matt. I think that's a good start. Speaking of silicon to systems, this also includes the non-silicon devices like gallium nitride. If you really look at high-speed devices or high-power devices like silicon carbide or EV automotive applications, they’re outside the domain of silicon, but you can call that chip to systems or silicon to systems. Semiconductor to systems might be a more accurate term.
To read the entire article, which originally published in the September 2024 Design007 Magazine, click here.
Suggested Items
Biden-Harris Administration Announces CHIPS Incentives Awards with GlobalWafers to Support Domestic Production of Silicon Wafers
12/18/2024 | U.S. Department of CommerceThe Biden-Harris Administration announced that the U.S. Department of Commerce issued direct funding awards to GlobalWafers America, LLC (GWA) and MEMC LLC (MEMC), subsidiaries of GlobalWafers Co., Ltd. (GlobalWafers), of up to $406 million under the CHIPS Incentives Program’s Funding Opportunity for Commercial Fabrication Facilities.
Toray Engineering Launches TRENG-PLP Coater: Panel Level Coater for Advanced Semiconductor Packaging
12/17/2024 | ACCESSWIREToray Engineering Co., Ltd. has developed the TRENG-PLP Coater, a high-accuracy coating device for panel level packaging PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers and data centers. Sales of the TRENG-PLP Coater will commence in December 2024.
onsemi Acquires Silicon Carbide JFET Technology to Enhance Its Power Portfolio for AI Data Centers
12/13/2024 | onsemionsemi announced that it has entered into an agreement to acquire the Silicon Carbide Junction Field-Effect Transistor (SiC JFET) technology business, including the United Silicon Carbide subsidiary, from Qorvo for $115 million in cash.
Aeluma Secures NASA Contract to Advance Quantum Dot Photonic Integrated Circuits for Aerospace and AI Applications
11/25/2024 | ACCESSWIREAeluma, Inc., a semiconductor company specializing in high-performance, scalable technologies for mobile, automotive, AI, defense and aerospace, communication and quantum computing, announced it has been awarded a contract by NASA to develop quantum dot photonic integrated circuits (PICs) on silicon.
Zero Defects International to Exhibit at Silicon Valley Expo and Tech Forum
11/19/2024 | Zero Defects InternationalZero Defects International [ZDI] has announced their participation as an exhibitor at the Silicon Valley Expo and Tech Forum. It will be held at the Fremont Marriott Silicon Valley.