Sondrel Announces Advanced Modelling Process for AI Chip Designs
September 10, 2024 | SondrelEstimated reading time: 2 minutes
Sondrel, a leading provider of ultra-complex custom chips for leading global technology brands, has announced an Advanced Modelling Process for AI chip designs. This runs through every stage of a chip’s design to ‘prove’ that the design is what was specified – Functional Verification -- and that it does what it is supposed do – Performance Verification.
Paul Martin, Sondrel’s Global Field Engineering Director, explained, “AI chips are extremely complex to design because of the huge amounts of data that have to flow round them between the heterogeneous processors, IO and the memory. There cannot be periods when the processors are stalled waiting for data, which is made more complicated when the chip has several different types of processors each with different data traffic requirements. This new Process enables us to analyse and balance the dataflow through the chip whilst executing the software workloads on the AI chip.
“This uses accurate, cycle-based, system performance modelling early in the design cycle in advance of RTL development, enabling us to check that the design will meet its specification. The Process then continually evolves as RTL and eventually silicon becomes available to validate the design performs as specified. To accelerate the design process, we base the design on our Architecting the Future platform to ensure that we have a reliable, predictable path to market. This means we are reusing pre-verified design elements in the Process that constrain the solution space whilst ensuring high confidence in the integration of those elements, which also reduces risk and time to market.”
Power consumption by AI is a hot topic with some predictions saying that the power consumption of data centres could as much as triple the world’s energy needs. With AI proliferating everywhere to make devices smarter, there is an obvious drive to process data as much as possible before sending it to the cloud – so called AI at the Edge. To do this efficiently means that the power consumption of these compute intensive chips must be minimised which means using advanced nodes to hit the targets. Sondrel has always specialised in designing at the leading edge of chip technology and is currently working on 3nm designs. Advanced process technologies enable the power usage to be constrained whilst delivering the performance from using billions of transistors required from these ultra-complex custom chips.
A key to the Process is that it is able to extract the behavioural interaction between the processors and the memory and then map it onto the rest of the chip’s functions. This insight enables Sondrel’s designers to see how the chip is performing and to optimise the design to achieve the required balance of Power, Performance and Area.
Suggested Items
Elementary, Mr. Watson: The Gooey Centers of Hybrid PCB Designs
10/09/2024 | John Watson -- Column: Elementary, Mr. WatsonAnyone who knows me knows that I have a special relationship with food. Taking a twist on the words of Will Rogers, "I never met a buffet I didn't like." A balanced diet, to me, means having cupcakes in both hands. One of my favorite foods is cheeseburgers. One of my colleagues at Palomar College recently invited me out for a meal, and we ended up in a burger place in San Diego. I wanted to go the conventional and safe route: a double-patty cheeseburger. My friend insisted that I try the restaurant’s special: a peanut butter cheeseburger. “Really?” I told him. “What an interesting combination.” But he insisted I try it, and since I consider myself an adventurous person, I gave it a go.
The Shaughnessy Report: Are You Partial to Partial HDI?
10/08/2024 | Andy Shaughnessy -- Column: The Shaughnessy ReportSometimes, a little technology is all you need. Star Trek’s Borg character only needs a funky eyepiece contraption to access all The Collective’s data, like an outer space Wi-Fi. Like the Borg’s eyepiece, we may only need a little bit of HDI in one corner of the board. We might only need partial HDI.
E3.series 2025 Improves Design Efficiency with More Than Fifty Enhancements
10/08/2024 | ZukenZuken announces the release of E3.series 2025, introducing enhancements to support the designs of complex wiring systems. From sheet area assignment automation to simplifying part placement, this release has more than 50 improvements to the functionality and COM interface, making designing more accessible, faster, and more flexible.
October Issue of Design007 Magazine: Partial HDI
10/08/2024 | I-Connect007 Editorial TeamOur expert contributors provide a complete, detailed view of partial HDI this month. Most experienced PCB designers can start using this approach right away, but you need to know these tips, tricks and techniques first.
Introducing the Ultra HDI Learning Pavilion at SMTA International 2024
10/07/2024 | SMTAThe SMTA is thrilled to announce the launch of the Ultra HDI (UHDI) Learning Pavilion, a first-of-its-kind experience dedicated to advancing Ultra-High Density Interconnect technology.