Sondrel Announces Advanced Modelling Process for AI Chip Designs
September 10, 2024 | SondrelEstimated reading time: 2 minutes
Sondrel, a leading provider of ultra-complex custom chips for leading global technology brands, has announced an Advanced Modelling Process for AI chip designs. This runs through every stage of a chip’s design to ‘prove’ that the design is what was specified – Functional Verification -- and that it does what it is supposed do – Performance Verification.
Paul Martin, Sondrel’s Global Field Engineering Director, explained, “AI chips are extremely complex to design because of the huge amounts of data that have to flow round them between the heterogeneous processors, IO and the memory. There cannot be periods when the processors are stalled waiting for data, which is made more complicated when the chip has several different types of processors each with different data traffic requirements. This new Process enables us to analyse and balance the dataflow through the chip whilst executing the software workloads on the AI chip.
“This uses accurate, cycle-based, system performance modelling early in the design cycle in advance of RTL development, enabling us to check that the design will meet its specification. The Process then continually evolves as RTL and eventually silicon becomes available to validate the design performs as specified. To accelerate the design process, we base the design on our Architecting the Future platform to ensure that we have a reliable, predictable path to market. This means we are reusing pre-verified design elements in the Process that constrain the solution space whilst ensuring high confidence in the integration of those elements, which also reduces risk and time to market.”
Power consumption by AI is a hot topic with some predictions saying that the power consumption of data centres could as much as triple the world’s energy needs. With AI proliferating everywhere to make devices smarter, there is an obvious drive to process data as much as possible before sending it to the cloud – so called AI at the Edge. To do this efficiently means that the power consumption of these compute intensive chips must be minimised which means using advanced nodes to hit the targets. Sondrel has always specialised in designing at the leading edge of chip technology and is currently working on 3nm designs. Advanced process technologies enable the power usage to be constrained whilst delivering the performance from using billions of transistors required from these ultra-complex custom chips.
A key to the Process is that it is able to extract the behavioural interaction between the processors and the memory and then map it onto the rest of the chip’s functions. This insight enables Sondrel’s designers to see how the chip is performing and to optimise the design to achieve the required balance of Power, Performance and Area.
Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
How a Business Owner Builds Boundaries
01/06/2026 | I-Connect007 Editorial TeamComplete discipline to an exercise routine has been key to helping PCB designer and business owner Zach Peterson relieve stress. Though running a company leaves little room to completely disconnect, he protects evenings and weekends for his family. His advice: Treat your health, relationships, and personal time as essential investments, not afterthoughts.
I-Connect007 Editor's Choice: Five Most-Read Articles for 2025
01/02/2026 | Michelle Te, I-Connect007Happy New Year! As we begin 2026, I would like to pause and reflect on our most-read articles from 2025. They give us insight into what you’re focused on, and what you’re trying to understand, prepare for, and improve. Each piece earned its place through relevance, depth, and sustained reader engagement.
Don Cantow Appointed as General Manager of Altium
01/02/2026 | AltiumAltium, a global leader in electronics design systems, announced the appointment of Don Cantow as General Manager of Altium, effective January 1, 2026.
Pan-European Electronics Design Conference Returns to Prague in January
12/31/2025 | Global Electronics AssociationThe Pan-European Electronics Design Conference is jointly hosted and organized by the Electronics Design and Manufacturing Association (FED) and the Global Electronics Association – two associations representing more than 3,700 companies from the electronics industry.
Syntiant Expands NDP115 With New Ultra-Thin Packages
12/30/2025 | GlobeNewswireSyntiant Corp., the recognized leader in ultra-low-power edge AI deployment, announced two new package options for its NDP115 Neural Decision Processor™, extending the chip’s reach into devices that demand highly efficient layouts and exceptionally compact form factors across consumer, industrial and healthcare markets.