Sondrel Announces Advanced Modelling Process for AI Chip Designs
September 10, 2024 | SondrelEstimated reading time: 2 minutes

Sondrel, a leading provider of ultra-complex custom chips for leading global technology brands, has announced an Advanced Modelling Process for AI chip designs. This runs through every stage of a chip’s design to ‘prove’ that the design is what was specified – Functional Verification -- and that it does what it is supposed do – Performance Verification.
Paul Martin, Sondrel’s Global Field Engineering Director, explained, “AI chips are extremely complex to design because of the huge amounts of data that have to flow round them between the heterogeneous processors, IO and the memory. There cannot be periods when the processors are stalled waiting for data, which is made more complicated when the chip has several different types of processors each with different data traffic requirements. This new Process enables us to analyse and balance the dataflow through the chip whilst executing the software workloads on the AI chip.
“This uses accurate, cycle-based, system performance modelling early in the design cycle in advance of RTL development, enabling us to check that the design will meet its specification. The Process then continually evolves as RTL and eventually silicon becomes available to validate the design performs as specified. To accelerate the design process, we base the design on our Architecting the Future platform to ensure that we have a reliable, predictable path to market. This means we are reusing pre-verified design elements in the Process that constrain the solution space whilst ensuring high confidence in the integration of those elements, which also reduces risk and time to market.”
Power consumption by AI is a hot topic with some predictions saying that the power consumption of data centres could as much as triple the world’s energy needs. With AI proliferating everywhere to make devices smarter, there is an obvious drive to process data as much as possible before sending it to the cloud – so called AI at the Edge. To do this efficiently means that the power consumption of these compute intensive chips must be minimised which means using advanced nodes to hit the targets. Sondrel has always specialised in designing at the leading edge of chip technology and is currently working on 3nm designs. Advanced process technologies enable the power usage to be constrained whilst delivering the performance from using billions of transistors required from these ultra-complex custom chips.
A key to the Process is that it is able to extract the behavioural interaction between the processors and the memory and then map it onto the rest of the chip’s functions. This insight enables Sondrel’s designers to see how the chip is performing and to optimise the design to achieve the required balance of Power, Performance and Area.
Suggested Items
IPC APEX EXPO 2025 Review: Shifting My Focus to the Show Floor
04/02/2025 | John Watson, CIDIPC APEX EXPO 2025 marked a significant milestone as it celebrated its 25th anniversary. (Personally, I don’t think it looked a day over 20.) If you didn’t attend this great event, why not? This was my 10th anniversary of attending, and it had a distinctly different feel. There was a celebratory atmosphere as both veterans, like myself, and first-time attendees, were drawn into a celebratory occasion marking the significant milestone of the 25th anniversary.
Molex Releases New Report on Strategies for Advancing Rugged, Reliable Connectivity in Modern Aerospace and Defense Applications
04/01/2025 | MolexMolex, a global electronics leader and connectivity innovator, has released a new report from AirBorn, a Molex company, which explores the unrelenting demands for constant, continuous connectivity to support the rigors of modern aerospace, defense and space-industry applications.
Electronic Design Automation Market to Reach $17.47 Billion by 2030, Growing at a CAGR of 10.7%
03/31/2025 | PRNewswireThe growth of the EDA market is driven by the increasing complexity of integrated circuit (IC) designs, rising adoption of connected devices, and growing demand for EDA solutions in the aerospace and defense sectors. Additionally, the increasing integration of AI and machine learning in chip design is further boosting market expansion.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
03/28/2025 | Andy Shaughnessy, I-Connect007I’ve spent my week recovering from a busy and interesting week in Anaheim for the 25th IPC APEX EXPO. I think back to my first APEX EXPO, and the changes since then are too numerous to count. I first attended in 2004, also in Anaheim, back when there was almost no design content in the conference or expo portions of the show. It was just a few years after the downturn, and attendees and exhibitors alike were skittish, almost afraid to show confidence in our industry. A few unemployed design friends handed out copies of their resumes. Travel budgets were still down, and the aisles weren’t exactly packed with traffic.
It’s Only Common Sense: 7 Tips to Focus on What Works
03/31/2025 | Dan Beaulieu -- Column: It's Only Common SenseIn business, there’s always the temptation to be all things to all people, whether it’s expanding product lines, chasing every lead, or trying to keep up with competitors. The fear of missing out can lead to spreading our time, resources, and energy too thin. However, success doesn’t come from doing everything; it comes from doing the right things well.