Standard of Excellence: Finding and Developing Future Leaders in Manufacturing
Global Sourcing Spotlight: Navigating the Variables of Holiday Schedules in Global Sourcing
Nolan’s Notes: Soldering Technologies
Sondrel Announces Advanced Modelling Process for AI Chip Designs
September 10, 2024 | SondrelEstimated reading time: 2 minutes
Sondrel, a leading provider of ultra-complex custom chips for leading global technology brands, has announced an Advanced Modelling Process for AI chip designs. This runs through every stage of a chip’s design to ‘prove’ that the design is what was specified – Functional Verification -- and that it does what it is supposed do – Performance Verification.
Paul Martin, Sondrel’s Global Field Engineering Director, explained, “AI chips are extremely complex to design because of the huge amounts of data that have to flow round them between the heterogeneous processors, IO and the memory. There cannot be periods when the processors are stalled waiting for data, which is made more complicated when the chip has several different types of processors each with different data traffic requirements. This new Process enables us to analyse and balance the dataflow through the chip whilst executing the software workloads on the AI chip.
“This uses accurate, cycle-based, system performance modelling early in the design cycle in advance of RTL development, enabling us to check that the design will meet its specification. The Process then continually evolves as RTL and eventually silicon becomes available to validate the design performs as specified. To accelerate the design process, we base the design on our Architecting the Future platform to ensure that we have a reliable, predictable path to market. This means we are reusing pre-verified design elements in the Process that constrain the solution space whilst ensuring high confidence in the integration of those elements, which also reduces risk and time to market.”
Power consumption by AI is a hot topic with some predictions saying that the power consumption of data centres could as much as triple the world’s energy needs. With AI proliferating everywhere to make devices smarter, there is an obvious drive to process data as much as possible before sending it to the cloud – so called AI at the Edge. To do this efficiently means that the power consumption of these compute intensive chips must be minimised which means using advanced nodes to hit the targets. Sondrel has always specialised in designing at the leading edge of chip technology and is currently working on 3nm designs. Advanced process technologies enable the power usage to be constrained whilst delivering the performance from using billions of transistors required from these ultra-complex custom chips.
A key to the Process is that it is able to extract the behavioural interaction between the processors and the memory and then map it onto the rest of the chip’s functions. This insight enables Sondrel’s designers to see how the chip is performing and to optimise the design to achieve the required balance of Power, Performance and Area.
Share on:
Suggested Items
Spotlight on PEDC: Filbert Arzola
12/19/2024 | Andy Shaughnessy, Design007 MagazineIPC and FED have teamed up to create a new PCB design conference in Vienna, Austria. The Pan-European Electronics Design Conference (PEDC) takes place Jan. 29-30 at the NH Danube City hotel in Vienna. Raytheon’s Filbert Arzola is presenting “Engineering and Adapting Model-based PCB Design in Step with Sustainability and Digital Twins” at PEDC. I asked Filbert to discuss what attendees can expect from his class.
Avnet Insights: Engineers Outline Opportunity for AI
12/19/2024 | AvnetFor the fourth consecutive year, Avnet, Inc. (Nasdaq: AVT) will release its Avnet Insights survey, which has been keeping a pulse on how engineers are responding to the market since 2021. This year’s survey examines technology’s new frontier: Artificial Intelligence, and the promise – and challenges – it presents for product design.
IPC/WHMA Launches Groundbreaking Online Course on Wire Harness Design
12/18/2024 | IPCIPC/WHMA is excited to announce the launch of its new online instructor-led training course, "Introduction to Wire Harness Design I," available now through the IPC EDGE Learning Management System.
The Companion Guide to 'Designing for Reality' by Matt Stevenson Now Available
12/19/2024 | I-Connect007I-Connect007 is excited to announce the release of "The Companion Guide to...Designing for Reality," written by Matt Stevenson of ASC Sunstone Circuits. This essential resource builds on the foundational insights presented in "The Printed Circuit Designer’s Guide to... Designing for Reality" and delivers advanced strategies for scaling PCB production.
Global PCB Connections: Following DFM Rules Leads to Better Boards
12/18/2024 | Jerome Larez -- Column: Global PCB ConnectionsAs a PCB field applications engineer, ensuring smooth communication between PCB designers and fabricators is one of my frequent challenges. A critical part of that dialogue is design for manufacturing (DFM). Many designers, even experienced ones, often misunderstand or overlook important DFM considerations. They may confuse design rules with manufacturing minimums, leading to technically feasible designs that are difficult or costly to produce. In this column, I will clarify some common DFM guidelines and help designers understand the difference between “design rules” and “minimums” while sharing best practices that will simplify the production process and ensure the highest quality PCB.