Global Citizenship: Redefining Connection and Responsibility in Digital Transformation
The Marketing Minute: Strategic Short-form Content Builds Brand Momentum
SMT Perspectives and Prospects: Artificial Intelligence, Part 5: Brain, Mind, Intelligence
PCB Surface Topography and Copper Balancing Under Large Form Factor BGAs
October 1, 2024 | Neil Hubble, Akrometrix and Gary A. Brist, Intel CorporationEstimated reading time: 1 minute
Editor’s Note: This paper was originally published in the Proceedings of IPC APEX EXPO 2024.
Background
As CPU and GPU packages grow larger and contain higher pin/ball counts, the importance of managing the printed circuit board (PCB) surface coplanarity for package assembly increases. The PCB surface coplanarity under a package is a product of both the global bow/twist of the PCB and the local surface topography under the package. In general, the surface topography is dependent the choice of material and layer stackup and the interaction between the innerlayer copper patterns and prepreg resin flow.
Advances in chiplet design and heterogeneous integration solutions in electronic packaging are enabling complex packages with increasing total die areas, resulting in the need for larger CPU and GPU packages1. Based on trends and advances in package integration, it is expected that future packages exceeding 100–120 mm on a package edge will become more common. This increases the challenge of the second-level interconnect (SLI) assembly processes when attaching the package to the PCB due to the combined coplanarity and topography variations of the PCB and package. These combined influences between the PCB and package are the key drivers of SLI defects such as solder bridging or solder joint opens during PCB assembly.2,3 Figure 1 is a graphical depiction of how the global PCB warpage or curvature under the package must be smaller for larger packages to achieve the same PCB coplanarity under the package.
Figure 1: PCB coplanarity under package.
The characterization of PCB coplanarity under the package footprint has been studied historically, including influences of assembly temperatures on dynamic PCB coplanarity as the PCB and package move together through the assembly reflow temperature profile.4,5,6 Other works have shown how the choice of PCB materials, fabrication process conditions, and design each impact global PCB bow/twist and warpage7.
To continue reading this article, which originally published in the September 2024 SMT007 Magazine, click here.
Share on:
Suggested Items
AdvancedPCB Appoints Gary Stoffer as Chief Commercial Officer
04/18/2025 | PRNewswireAdvancedPCB is proud to announce the appointment of Gary Stoffer as its new Chief Commercial Officer (CCO). In this role, Stoffer will lead all sales, marketing, and commercial strategy initiatives as the company continues its mission to deliver cutting-edge PCB solutions to industries worldwide.
Real Time with... IPC APEX EXPO 2025: Aster–Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.
IPC Strengthens Electronics Industry Awareness with Appointment of Carrie Sessine as Global Communications Vice President
04/16/2025 | IPCIPC, the global electronics association, announces the strategic appointment of Carrie Sessine as vice president of global communications. This newly created executive position underscores the association’s commitment to championing the electronics industry's critical contributions to global innovation and economic growth.
Real Time with... IPC APEX EXPO 2025: Emerging Trends in Design and Technology
04/16/2025 | Real Time with...IPC APEX EXPOAndy Shaughnessy speaks with IPC design instructor Kris Moyer to discuss emerging design trends. They cover UHDI technology, 3D printing, and optical data transmission, emphasizing the importance of a skilled workforce. The role of AI in design is highlighted, along with the need for understanding physics and mechanics as designs become more complex. The conversation concludes with a focus on enhancing math skills for better signal integrity.
Real Time with... IPC APEX EXPO 2025: EPOCH Expands With Automation
04/17/2025 | Real Time with...IPC APEX EXPOWith a 35-year history, EPOCH is expanding its operations in Bangalore, India, focusing on automation and customer collaboration. Phil Marcoux leads a task force for AI in PCB design, working with various companies to enhance collaboration, and cites that, historically, data sharing has provided the greatest challenge for AI development. Luckily, he says, that is changing. EPOCH combines AI and traditional methods in manufacturing, especially in product design.