-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueTechnical Resources
Key industry organizations–all with knowledge sharing as a part of their mission–share their technical repositories in this issue of SMT007 Magazine. Where can you find information critical to your work? Odds are, right here.
The Path Ahead
What are you paying the most attention to as we enter 2025? Find out what we learned when we asked that question. Join us as we explore five main themes in the new year.
Soldering Technologies
Soldering is the heartbeat of assembly, and new developments are taking place to match the rest of the innovation in electronics. There are tried-and-true technologies for soldering. But new challenges in packaging, materials, and sustainability may be putting this key step in flux.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - smt007 Magazine
PCB Surface Topography and Copper Balancing Under Large Form Factor BGAs
October 1, 2024 | Neil Hubble, Akrometrix and Gary A. Brist, Intel CorporationEstimated reading time: 1 minute

Editor’s Note: This paper was originally published in the Proceedings of IPC APEX EXPO 2024.
Background
As CPU and GPU packages grow larger and contain higher pin/ball counts, the importance of managing the printed circuit board (PCB) surface coplanarity for package assembly increases. The PCB surface coplanarity under a package is a product of both the global bow/twist of the PCB and the local surface topography under the package. In general, the surface topography is dependent the choice of material and layer stackup and the interaction between the innerlayer copper patterns and prepreg resin flow.
Advances in chiplet design and heterogeneous integration solutions in electronic packaging are enabling complex packages with increasing total die areas, resulting in the need for larger CPU and GPU packages1. Based on trends and advances in package integration, it is expected that future packages exceeding 100–120 mm on a package edge will become more common. This increases the challenge of the second-level interconnect (SLI) assembly processes when attaching the package to the PCB due to the combined coplanarity and topography variations of the PCB and package. These combined influences between the PCB and package are the key drivers of SLI defects such as solder bridging or solder joint opens during PCB assembly.2,3 Figure 1 is a graphical depiction of how the global PCB warpage or curvature under the package must be smaller for larger packages to achieve the same PCB coplanarity under the package.
Figure 1: PCB coplanarity under package.
The characterization of PCB coplanarity under the package footprint has been studied historically, including influences of assembly temperatures on dynamic PCB coplanarity as the PCB and package move together through the assembly reflow temperature profile.4,5,6 Other works have shown how the choice of PCB materials, fabrication process conditions, and design each impact global PCB bow/twist and warpage7.
To continue reading this article, which originally published in the September 2024 SMT007 Magazine, click here.
Suggested Items
Nordson Electronics Solutions Introduces ASYMTEK Select Coat SL-1040 Ultrasonic Cleaning Station for Maintaining Conformal Coating Equipment
02/13/2025 | Nordson Electronics SolutionsNordson Electronics Solutions, a global leader in reliable electronics manufacturing technologies, announces their latest technology innovation for conformal coating systems, the ASYMTEK Select Coat® SL-1040 Ultrasonic Cleaning Station (patent pending) to keep nozzles and needles clean, and prevent clogging during production
Here’s Looking at You, Kid
02/13/2025 | IPC Community Editorial TeamOur industry is facing a two-fold challenge: finding the next generation of PCB designers and training these young technologists. Most high school career counselors don't know anything about this career, and electrical engineering grads leave college with little or no PCB design knowledge. Where do we start? We asked two PCB design instructors, IPC’s Kris Moyer and Palomar College’s John Watson, to weigh in on the best methods for finding and training the designers of tomorrow.
ICAPE Group Reports 2024 Full-Year Revenue of €181.6 Million
02/13/2025 | BUSINESS WIREThe ICAPE Group, a global technology distributor of printed circuit boards (PCB) and custom-made electromechanical parts, today announced its revenue for the 2024 financial year, ending December 31.
Pieces of a Puzzle: PCB Designer John Watson Sees the Big Picture of Life and Work
02/13/2025 | Michelle Te, IPC CommunityJohn Watson started his career in military intelligence and as an electronics repair technician but moved over to printed circuit board design at a time when the whole electronics industry was experiencing a paradigm shift.
CEE PCB Appoints Markus Voeltz to Business Development Director Europe
02/12/2025 | CEE PCBCEE PCB, a leading manufacturer of printed circuit boards (PCBs) and flexible printed circuits (FPCs) with 3 production facilities in China, is expanding its presence in Europe and will offer local support starting March 2025.