Learning with Leo: Drones—Meeting Demand Without Compromise
Nolan’s Notes: Our Spotlight on North America
Global Sourcing Spotlight: Building a Supply Chain That Bends, Not Breaks
PCB Surface Topography and Copper Balancing Under Large Form Factor BGAs
October 1, 2024 | Neil Hubble, Akrometrix and Gary A. Brist, Intel CorporationEstimated reading time: 2 minutes
Editor’s Note: This paper was originally published in the Proceedings of IPC APEX EXPO 2024.
Background
As CPU and GPU packages grow larger and contain higher pin/ball counts, the importance of managing the printed circuit board (PCB) surface coplanarity for package assembly increases. The PCB surface coplanarity under a package is a product of both the global bow/twist of the PCB and the local surface topography under the package. In general, the surface topography is dependent the choice of material and layer stackup and the interaction between the innerlayer copper patterns and prepreg resin flow.
Advances in chiplet design and heterogeneous integration solutions in electronic packaging are enabling complex packages with increasing total die areas, resulting in the need for larger CPU and GPU packages1. Based on trends and advances in package integration, it is expected that future packages exceeding 100–120 mm on a package edge will become more common. This increases the challenge of the second-level interconnect (SLI) assembly processes when attaching the package to the PCB due to the combined coplanarity and topography variations of the PCB and package. These combined influences between the PCB and package are the key drivers of SLI defects such as solder bridging or solder joint opens during PCB assembly.2,3 Figure 1 is a graphical depiction of how the global PCB warpage or curvature under the package must be smaller for larger packages to achieve the same PCB coplanarity under the package.
Figure 1: PCB coplanarity under package.
The characterization of PCB coplanarity under the package footprint has been studied historically, including influences of assembly temperatures on dynamic PCB coplanarity as the PCB and package move together through the assembly reflow temperature profile.4,5,6 Other works have shown how the choice of PCB materials, fabrication process conditions, and design each impact global PCB bow/twist and warpage7.
To continue reading this article, which originally published in the September 2024 SMT007 Magazine, click here.
Share on:
Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
Three Howard University Engineers Launch Trace to Automate PCB Design Workflows
05/12/2026 | Globe NewswireTrace, an AI software company automating the printed circuit board (PCB) design workflow, has launched out of stealth and is now accepting customers worldwide.
I-Connect007 Releases The Printed Circuit Designer’s Guide to… Direct Metallization: A Guide to Complex PCB Fabrication
05/12/2026 | I-Connect007As PCB complexity continues to accelerate, fabricators and OEMs are reevaluating long-standing manufacturing processes to meet the demands of AI, HDI, advanced packaging, and next-generation electronics. To address these evolving challenges, I-Connect007 is proud to announce the release of The Printed Circuit Designer’s Guide to… Direct Metallization: A Guide to Complex PCB Fabrication, authored by MacDermid Alpha Solution’s Carmichael Gugliotti.
Elementary, Mr. Watson: The Design Matrix: Revealing the Hidden Truths of Reality
05/12/2026 | John Watson -- Column: Elementary, Mr. Watson“It seems you've been living two lives.” In one life, you're the respectable and responsible PCB design professional who follows the rules, works, pays taxes, meets deadlines, runs the checks, and even helps the landlady take out her garbage. In the other life, you’re the PCB designer who senses that something is wrong, searches for the deeper meaning behind their work, and can no longer fully accept the design world exactly as it has been presented. Welcome to the Design Matrix.
yieldWerx, WATS Partner to Bridge PCB Test with Chip-Level Manufacturing Data
05/11/2026 | PRNewswireBoard-level and semiconductor test data are often analyzed separately, limiting correlation across the product lifecycle. Linking PCB assembly (PCBA) test results, including in-circuit and functional test, with upstream wafer, sort, and final test data remains difficult, particularly in photonics, advanced packaging, and high-density integration environments.
Rogers Announces Addition of Brett Cope and Eric Starkloff to Its Board of Directors
05/11/2026 | Rogers CorporationRogers Corporation announced that Brett Cope and Eric Starkloff were elected to the Company’s Board of Directors. Both Mr. Cope and Mr. Starkloff bring extensive executive leadership experience and deep expertise in highly relevant markets.