‘Deepfake’ Components
Global Citizenship: Our Strength Comes From Working Together
Global Sourcing Spotlight: The Importance of Cooperative PartnershipsPCB Surface Topography and Copper Balancing Under Large Form Factor BGAs
October 1, 2024 | Neil Hubble, Akrometrix and Gary A. Brist, Intel CorporationEstimated reading time: 1 minute
Editor’s Note: This paper was originally published in the Proceedings of IPC APEX EXPO 2024.
Background
As CPU and GPU packages grow larger and contain higher pin/ball counts, the importance of managing the printed circuit board (PCB) surface coplanarity for package assembly increases. The PCB surface coplanarity under a package is a product of both the global bow/twist of the PCB and the local surface topography under the package. In general, the surface topography is dependent the choice of material and layer stackup and the interaction between the innerlayer copper patterns and prepreg resin flow.
Advances in chiplet design and heterogeneous integration solutions in electronic packaging are enabling complex packages with increasing total die areas, resulting in the need for larger CPU and GPU packages1. Based on trends and advances in package integration, it is expected that future packages exceeding 100–120 mm on a package edge will become more common. This increases the challenge of the second-level interconnect (SLI) assembly processes when attaching the package to the PCB due to the combined coplanarity and topography variations of the PCB and package. These combined influences between the PCB and package are the key drivers of SLI defects such as solder bridging or solder joint opens during PCB assembly.2,3 Figure 1 is a graphical depiction of how the global PCB warpage or curvature under the package must be smaller for larger packages to achieve the same PCB coplanarity under the package.
Figure 1: PCB coplanarity under package.
The characterization of PCB coplanarity under the package footprint has been studied historically, including influences of assembly temperatures on dynamic PCB coplanarity as the PCB and package move together through the assembly reflow temperature profile.4,5,6 Other works have shown how the choice of PCB materials, fabrication process conditions, and design each impact global PCB bow/twist and warpage7.
To continue reading this article, which originally published in the September 2024 SMT007 Magazine, click here.
Share on:
Suggested Items
Indian PCB Market Projected to Reach $20.17 billion by 2032
10/04/2024 | openPRThe Indian printed circuit board (PCB) market has witnessed significant growth in recent years, reaching a value of USD 4.53 billion in 2023.
Stringent High-speed Requirements Pose Technology Challenges
10/03/2024 | Tarja Rapala and Joe Beers, iNEMIThe ever-increasing demands on printed circuit boards to satisfy the needs of tomorrow’s products means that PCB manufacturers must continuously evolve and react to a wide variety of technological and market requirements such as: Functional density: Finer features, higher density, and increased layers; signal integrity: Higher frequencies, driven by higher data transfer speeds and increased data needs; material properties refinement: Must meet performance as well as environmental demands; Smart manufacturing: Automation, robotics, artificial intelligence, augmented and virtual reality, and machine learning are all part of the future PCB manufacturing floor; and time-to-market: Increased urgency to facilitate new design implementation, product introduction and qualification, quicker market differentiation, and survival.
Mycronic’s Jet Set Technology
10/02/2024 | Nolan Johnson, SMT007 MagazineIn this interview, Wolfgang Heinecke, head of global product management at Mycronic, discusses advancements and applications of jet printing technology, which offers solutions to the challenges faced by traditional stencil printing. He highlights the key benefits of jet printing, and explains the qualification process for solder paste compatibility as well as the software-driven nature of jet printing, which allows for quick program creation and real-time adjustments.
Silicon to Systems: Collaboration Between IC and PCB Design Continues
10/02/2024 | Andy Shaughnessy, Design007The walls are coming down between the designers of chips and PCBs. Because of the complexity of electronic systems, IC designers and PCB designers are increasingly finding themselves in need of information from technologists upstream and downstream, from silicon through the system level. Stephen Chavez, senior product marketing manager at Siemens, shares his thoughts on this silicon-to-systems approach and what it means for PCB designers, EDA tool providers, and system-level developers as well.
CHIPS Act Falls Short Without Focus on Workforce Training
10/02/2024 | David Hernandez, VP of Education, IPCBillions of dollars of funding from the CHIPS and Science Act are going to the construction of new semiconductor fabrication plants (“fabs”). However, that investment will fail to meet its full potential unless we also focus on building something equally important: talent pipelines for the entire electronics manufacturing ecosystem.