-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueInner Layer Precision & Yields
In this issue, we examine the critical nature of building precisions into your inner layers and assessing their pass/fail status as early as possible. Whether it’s using automation to cut down on handling issues, identifying defects earlier, or replacing an old line...
Engineering Economics
The real cost to manufacture a PCB encompasses everything that goes into making the product: the materials and other value-added supplies, machine and personnel costs, and most importantly, your quality. A hard look at real costs seems wholly appropriate.
Alternate Metallization Processes
Traditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
HBM5 20hi Stack to Adopt Hybrid Bonding Technology, Potentially Transforming Business Models
October 30, 2024 | TrendForceEstimated reading time: 1 minute
TrendForce reports that the focus on HBM products in the DRAM industry is increasingly turning attention toward advanced packaging technologies like hybrid bonding. Major HBM manufacturers are considering whether to adopt hybrid bonding for HBM4 16hi stack products but have confirmed plans to implement this technology in the HBM5 20hi stack generation.
Hybrid bonding offers several advantages when compared to the more widely used micro-bumping. Since it does not require bumps, it allows for more stacked layers and can accommodate thicker chips that help address warpage. Hybrid-bonded chips also benefit from faster data transmission and improved heat dissipation.
TrendForce indicates that the three major manufacturers will continue to use Advanced MR-MUF and TC-NCF stacking architectures for the HBM3e 12hi stack and HBM4 12hi stack. Meanwhile, a clear preference for the HBM4 16hi stack and HBM4e 16hi stack has yet to emerge between hybrid bonding and micro-bumping as hybrid bonding currently lacks significant advantages over micro-bumping.
If manufacturers opt for hybrid bonding, it would likely be to master the learning curve of this new stacking technology early to ensure smoother mass production of HBM4e and HBM5 products in the future. Manufacturers have confirmed that hybrid bonding will be used in the HBM5 20hi stack generation after taking into consideration limitations on stack height, IO density, and thermal management.
However, hybrid bonding comes with several challenges. For instance, manufacturers investing in new equipment to introduce the technology would reduce their reliance on micro-bumping, thereby losing any accumulated advantages in that area.
Hybrid bonding also presents technical challenges—such as particle control—which could drive up unit investment costs. Additionally, hybrid bonding requires wafer-to-wafer stacking, which could lead to inefficiencies if front-end production yields are too low and make overall production economically unfeasible.
TrendForce notes that the adoption of hybrid bonding could lead to significant shifts in the HBM business model. It becomes critical to ensure that the base die and memory die have identical chip dimensions with wafer-to-wafer stacking. Since the design of the base die is primarily handled by GPU/ASIC companies, TSMC, which offers both base die and GPU/ASIC foundry services, could take on the responsibility of stacking the base die and memory die. Should this development occur, it could significantly impact HBM manufacturers’ role in base die design, stacking, and overall HBM order management—potentially reshaping the competitive landscape.
Suggested Items
EpoxySet to Exhibit at MD&M West
12/05/2024 | epoxySetEpoxySet Inc. will be exhibiting at MD&M West on February 4-6, 2025 in the Anaheim Convention Center, booth 617.
ZESTRON South Asia releases whitepaper – Impact of Cleaning Technology on Discrete Packaging - The Difference in Wire Bonding Yield
12/02/2024 | ZESTRONZESTRON, the global leading provider of high precision cleaning products, services, and training solutions in the electronics manufacturing and semiconductor industries, is pleased to release the whitepaper “Impact of Cleaning Technology on Discrete Packaging - The Difference in Wire Bonding Yield”
ASMPT: Highly Flexible Die and Flip-chip Bonder for Co-packaged Optics Production
11/20/2024 | ASMPTThe high-precision AMICRA NANO die and flip-chip bonder has been specially developed for the production of co-packaged optics where which optical and electronic components are integrated in a common housing. With its exceptional process stability and a placement accuracy of ±0.2 μm @ 3 σ, this innovative bonding system is ideally equipped for the communication technology of the future.
Tresky's Laser- and Photodiodes DIE Bonding in Optoelectronics
11/05/2024 | Tresky GmbHIn the dynamic world of optoelectronics, where light and electronics come together, connection technology plays a crucial role for the performance and lifespan of laser diodes (LD) and photodiodes (PD).
NEOTech Announces Implementation of Enhanced Wire Bonding Process to Boost Microelectronics Manufacturing Efficiency
10/08/2024 | NEOTechNEOTech, a leading provider of electronic manufacturing services (EMS), design engineering, and supply chain solutions in the high-tech industrial, medical device, and aerospace/defense markets, is excited to announce the recent implementation of an enhanced wire bonding manufacturing process for microelectronics circuit assemblies.