Toray Engineering Launches TRENG-PLP Coater: Panel Level Coater for Advanced Semiconductor Packaging
December 17, 2024 | ACCESSWIREEstimated reading time: 2 minutes

Toray Engineering Co., Ltd. has developed the TRENG-PLP Coater, a high-accuracy coating device for panel level packaging PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers and data centers. Sales of the TRENG-PLP Coater will commence in December 2024.
The Coater enables 2.5D packaging-a next-generation semiconductor production technology-to be applied to larger substrates. Specifically, it is capable of creating detailed rewiring layers on glass substrates for use in interposers, which are a key component of integrated circuits. In this way, the Coater facilitates the production of high-performance semiconductors.
Toray Engineering has already delivered pilot TRENG-PLP Coaters to a number of major semiconductor manufacturers to demonstrate its capabilities. Now, the company is preparing to mass-produce the devices, and is targeting orders totaling 20 million USD by fiscal 2025, and 40 million USD by fiscal 2030.
In recent years, increased demand for generative AI servers has resulted in a proliferation of hyperscale data centers. As semiconductor performance has improved, the market for high-performance semiconductors has expanded rapidly; at the same time, this technological progress has driven demand for larger-scale and more efficient advanced semiconductor packaging, which is indispensable for the production of advanced semiconductor devices.
Interposers are a key component in advanced semiconductor packaging, and are traditionally made of silicon. However, since interposers are square and silicon wafers are round in shape, cutting square interposers out of 300mm-diameter round silicon wafers inevitably results in waste silicon. Moreover, as semiconductor performance increases, package sizes have been increasing year on year, leading to fears of further decreases in production efficiency.
PLP technologies, which use 600mm-square glass substrates, are seen as a potential solution to the above problems. The larger area of the glass substrate means that larger-scale packages can be produced compared to what is possible with silicon wafers, while its square shape means that the entire substrate can be effectively used to create square interposers without resulting in unused substrate.
Yet the use of PLP technologies to create circuits is not without its own issues: warping of the glass substrate must be prevented, while the wiring materials and photoresist materials must be of a uniform thickness.
To prevent warping, Toray Engineering has developed new technologies for the handling of large glass substrates, drawing on proprietary coating technologies for LCD panels, which are capable of controlling thickness with a high degree of precision. These technologies enable the TRENG-PLP Coater to create high-density rewiring layers on 600mm-square glass substrates.
Building on Toray's production technologies for advanced fiber materials, Toray Engineering has developed and refined microfabrication technologies for use in semiconductor packaging equipment, display production equipment, and a wide range of other equipment used in the field of electronics.
Going forward, the company will continue to utilize its high-level production technologies to provide solutions that contribute to society's forward progress.
Suggested Items
SEMI Announces Election of Tien Wu, ASE CEO, as International Board Chair
06/12/2025 | SEMISEMI, the industry association representing the global electronics design and manufacturing supply chain, today announced that its International Board of Directors has elected Dr. Tien Wu, CEO of Advanced Semiconductor Engineering, Inc. (ASE), as its new chair, and Benjamin Loh, Chair of Comet AG, as its new vice chair, effective immediately, in accordance with the association's by-laws.
StratEdge Marks 40 Years of Innovation at IMS 2025 Booth 336
06/12/2025 | StratEdgeStratEdge Corporation, leader in the design and production of high-performance semiconductor packages for microwave, millimeter-wave, and high-power devices, will showcase its thermally-efficient line of post-fired and molded ceramic semiconductor packages in Booth 336.
Micron, Trump Administration Announce Expanded U.S. Investments in Leading-Edge DRAM Manufacturing and R&D
06/12/2025 | MicronMicron Technology, Inc. and the Trump Administration today announced Micron’s plans to expand its U.S. investments to approximately $150 billion in domestic memory manufacturing and $50 billion in R&D, creating an estimated 90,000 direct and indirect jobs.
'TSMC-UTokyo Lab' Launched to Promote Advanced Semiconductor Research, Education and Talent Incubation
06/12/2025 | TSMCThe University of Tokyo (UTokyo) and TSMC announced the opening of the “TSMC-UTokyo Lab”, dedicated to advancing semiconductor research, education and talent incubation.
Nordson Electronics Solutions Develops Panel-level Packaging Solution for Powertech Technology, Inc. That Achieves Yields Greater Than 99% for Underfilling During Semiconductor Manufacturing
06/11/2025 | Nordson Electronics SolutionsNordson Electronics Solutions, a global leader in reliable electronics manufacturing technologies, has developed several solutions for panel-level packaging (PLP) during semiconductor manufacturing. In one particular case, Nordson’s customer, Powertech Technology, Inc. (PTI) saw underfill yields improve to greater than 99% as they plan to transition from wafers to panels in their manufacturing operations. edwd