-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueAdvanced Packaging and Stackup Design
This month, our expert contributors discuss the impact of advanced packaging on stackup design—from SI and DFM challenges through the variety of material tradeoffs that designers must contend with in HDI and UHDI.
Rules of Thumb
This month, we delve into rules of thumb—which ones work, which ones should be avoided. Rules of thumb are everywhere, but there may be hundreds of rules of thumb for PCB design. How do we separate the wheat from the chaff, so to speak?
Partial HDI
Our expert contributors provide a complete, detailed view of partial HDI this month. Most experienced PCB designers can start using this approach right away, but you need to know these tips, tricks and techniques first.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Toray Engineering Launches TRENG-PLP Coater: Panel Level Coater for Advanced Semiconductor Packaging
December 17, 2024 | ACCESSWIREEstimated reading time: 2 minutes
Toray Engineering Co., Ltd. has developed the TRENG-PLP Coater, a high-accuracy coating device for panel level packaging PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers and data centers. Sales of the TRENG-PLP Coater will commence in December 2024.
The Coater enables 2.5D packaging-a next-generation semiconductor production technology-to be applied to larger substrates. Specifically, it is capable of creating detailed rewiring layers on glass substrates for use in interposers, which are a key component of integrated circuits. In this way, the Coater facilitates the production of high-performance semiconductors.
Toray Engineering has already delivered pilot TRENG-PLP Coaters to a number of major semiconductor manufacturers to demonstrate its capabilities. Now, the company is preparing to mass-produce the devices, and is targeting orders totaling 20 million USD by fiscal 2025, and 40 million USD by fiscal 2030.
In recent years, increased demand for generative AI servers has resulted in a proliferation of hyperscale data centers. As semiconductor performance has improved, the market for high-performance semiconductors has expanded rapidly; at the same time, this technological progress has driven demand for larger-scale and more efficient advanced semiconductor packaging, which is indispensable for the production of advanced semiconductor devices.
Interposers are a key component in advanced semiconductor packaging, and are traditionally made of silicon. However, since interposers are square and silicon wafers are round in shape, cutting square interposers out of 300mm-diameter round silicon wafers inevitably results in waste silicon. Moreover, as semiconductor performance increases, package sizes have been increasing year on year, leading to fears of further decreases in production efficiency.
PLP technologies, which use 600mm-square glass substrates, are seen as a potential solution to the above problems. The larger area of the glass substrate means that larger-scale packages can be produced compared to what is possible with silicon wafers, while its square shape means that the entire substrate can be effectively used to create square interposers without resulting in unused substrate.
Yet the use of PLP technologies to create circuits is not without its own issues: warping of the glass substrate must be prevented, while the wiring materials and photoresist materials must be of a uniform thickness.
To prevent warping, Toray Engineering has developed new technologies for the handling of large glass substrates, drawing on proprietary coating technologies for LCD panels, which are capable of controlling thickness with a high degree of precision. These technologies enable the TRENG-PLP Coater to create high-density rewiring layers on 600mm-square glass substrates.
Building on Toray's production technologies for advanced fiber materials, Toray Engineering has developed and refined microfabrication technologies for use in semiconductor packaging equipment, display production equipment, and a wide range of other equipment used in the field of electronics.
Going forward, the company will continue to utilize its high-level production technologies to provide solutions that contribute to society's forward progress.
Suggested Items
SIA Praises Finalization of CHIPS Incentives to Supplement SK Hynix’s $3.87 Billion Investment in Indiana
12/20/2024 | SIAThe Semiconductor Industry Association (SIA) today released the following statement from SIA President and CEO John Neuffer commending finalization of CHIPS and Science Act manufacturing investments announced by the U.S. Department of Commerce and SK hynix. The incentives will supplement the company’s $3.87 billion investment in Indiana for advanced packaging operations and R&D.
CHIPS Act Funds SK hynix's $3.87 Billion Investment in U.S. Semiconductor Supply Chain
12/19/2024 | U.S. Department of CommerceThe Biden-Harris Administration announced that the U.S. Department of Commerce awarded SK hynix up to $458 million in direct funding under the CHIPS Incentives Program’s Funding Opportunity for Commercial Fabrication Facilities.
GlobalFoundries Sets New Bar as Largest Semiconductor Company to Protect Innovation by Joining LOT Network
12/19/2024 | GlobalFoundriesGlobalFoundries (Nasdaq: GFS) (GF) and LOT Network announced that GF has joined the LOT Network, the world’s largest patent licensing platform and non-profit community of global companies committed to protecting themselves against costly litigation from patent assertion entities (PAEs). With this move, GF joins a community of more than 4,500 companies that include half of the top 20 largest U.S. patent holders, and half of the S&P Global 100 and Fortune 100.
SIA Commends Finalization of CHIPS Incentives for GlobalWafers
12/19/2024 | SIAThe Semiconductor Industry Association (SIA) released the following statement from SIA President and CEO John Neuffer commending finalization of CHIPS and Science Act manufacturing investments announced by the U.S. Department of Commerce and GlobalWafers. The incentives will support the development of semiconductor wafer production in Texas and Missouri.
SEMICON Korea 2025 to Spotlight Edge Technologies Shaping the AI Era
12/18/2024 | SEMISEMICON Korea 2025 will take place Feb. 19-21 in Seoul at the COEX offering a comprehensive look into AI-driven technological advancements and edge technologies poised to shape the future of the global semiconductor industry. Themed