Flexible Thinking: Designing Flex Circuits for Dynamic Reliability
Global PCB Connections: Rigid-flex and Flexible PCBs—The Backbone of Modern Electronics
Happy’s Tech Talk #29: Bend-to-Install Semi-flex FR-4
Upcoming Issue: Design, Integration, and the Global Push for Advanced Packaging
January 14, 2026 | I-Connect007Estimated reading time: 2 minutes
The upcoming Jan. 19 issue of Advanced Electronics Packaging Digest examines how advanced packaging is redefining system integration, regional semiconductor strategy, and the materials and technologies shaping next-generation electronics. From interposer design challenges to global collaboration and substrate innovation, this issue offers timely insight into where the industry is headed in 2026 and beyond.
In “Designer’s Notebook: Heterogeneous Interposer Design Challenge, Part 1,” longtime consultant Vern Solberg explores how the evolution of monolithic system-on-chip designs has enabled increasingly complex heterogeneous systems. In his two-part series, Solberg explains that multiple active elements are integrated within a single silicon platform, and new design, materials, and manufacturing considerations emerge.
Next, “Advanced Electronic Packaging: How the Global Electronics Association Is Addressing Challenges and Needs in Malaysia” reports from the Advanced Electronic Packaging Workshop held in Penang. Authored by technical solutions leaders from the Global Electronics Association, the article highlights why advanced packaging is central to Malaysia’s semiconductor ambitions and underscores the need for standards development, workforce alignment, and stronger ecosystem collaboration at a pivotal moment for the region.
Rounding out the issue, “A Glimpse Into the Future of IC Substrates and Beyond” offers a global perspective from Edy Yu, Editor in Chief of ECIO, who draws on insights from a major symposium hosted by the Hong Kong Printed Circuit Association and the Korea Printed Circuit Association, with support from SEMI. The review covers emerging developments in glass substrates, AI and HPC packaging, warpage control, heterogeneous co-design, and SiC power semiconductor technologies.
Together, these features offer a multidimensional perspective on the technical, organizational, and global forces shaping advanced electronic packaging today. For insight into the challenges and opportunities defining the next phase of the industry, son’t miss the Jan. 19 issue of Advanced Electronics Packaging Digest.
Subscribe to get the latest issue delivered to your inbox here.
Share on:
Testimonial
"Advertising in PCB007 Magazine has been a great way to showcase our bare board testers to the right audience. The I-Connect007 team makes the process smooth and professional. We’re proud to be featured in such a trusted publication."
Klaus Koziol - atgSuggested Items
MacDermid Alpha to Address Silver Price Volatility Solutions at ECTC 2026
05/15/2026 | MacDermid AlphaAs volatile silver prices continue to place pressure on semiconductor packaging costs and supply chain predictability, MacDermid Alpha Electronics Solutions will highlight material strategies that help manufacturers reduce dependence on silver without sacrificing reliability, thermal performance, or manufacturing efficiency.
What Heterogeneous Integration Means for EMS Providers
05/14/2026 | Nolan Johnson, I-Connect007Dr. Ravi Mahajan, an Intel Fellow and Director of Intel’s Technology and Pathfinding group, delivered a keynote at the APEX EXPO 2026 technical conference on using heterogeneous integration (HI) as a strategy and on how advanced packaging technology serves as the technical apex for implementing that strategy. Mahajan’s previous papers and industry presentations on such topics as interconnect density, signal integrity, power delivery, thermal path, and assembly yield as system-level constraints confirm him as an expert on package optimization.
System Architecture Beyond the Die With Advanced Packaging as the Scaling Factor
05/14/2026 | Chetan Arvind Patil, Marvell TechnologyIn conventional monolithic semiconductor design, system integration was achieved within a single die and constrained by reticle limits. Compute cores, cache, memory controllers, and input output (I/O) interfaces were all co-optimized on a single process node, with performance closely tied to transistor density and on-die interconnect efficiency. This monolithic system-on-chip (SoC) approach enabled low-latency communication and relatively straightforward power delivery. However, as design for compute-intensive SoCs approaches reticle limits and advanced-node costs increase, the ability to continue scaling within a single die begins to diminish.
I-Connect007 Announces Upcoming Issue of Advanced Electronics Packaging Digest
05/13/2026 | I-Connect007The next issue of Advanced Electronics Packaging Digest examines the materials, architectures, and integration strategies shaping the next phase of electronics innovation, from reinforcement materials under thermal and frequency pressure to heterogeneous integration and advanced packaging as a system-level scaling factor.
ASE, WUS Announce Strategic Collaboration to Build Advanced AI Packaging Hub in Kaohsiung
05/08/2026 | ASE GroupAdvanced Semiconductor Engineering, Inc. (ASE) and WUS Printed Circuit Co., Ltd. (WUS) announced today a strategic collaboration for the construction of a state-of-the-art manufacturing facility in the Nanzih Technology Industrial Park, Kaohsiung.