Astera Labs Opens Israel Design Center to Support AI Connectivity Demand
February 9, 2026 | Astera Labs, Inc.Estimated reading time: 3 minutes
Astera Labs, Inc., a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, announced a significant expansion of its global engineering operations with the establishment of an advanced research and development center in Israel. The new design center will accelerate the development of Astera Lab’s next-generation scale-up fabrics for high-bandwidth connectivity protocols, while also advancing technical research and development to address memory bottlenecks in AI training and inference applications. Semiconductor industry veteran Guy Azrad, senior vice president of engineering and general manager of Astera Labs Israel will lead the new Israel operations, and will be supported by Ido Bukspan as vice president of ASIC engineering.
Astera Labs is expanding its global engineering footprint with the new Israel design center as a strategic investment in one of the world’s premier semiconductor ecosystems. The new center creates an end-to-end facility for advanced research and development of connectivity solutions in Israel that aims to solve critical data, network, and memory bottlenecks. Through collaborations with leading Israeli universities and the venture ecosystem, the design center is expected to serve as a hub to advance technologies critical to support next-generation AI infrastructure worldwide.
“We’re building an engineering team with a strong focus on execution, covering hardware, silicon, and software solutions, to support the growing adoption of Astera Labs’ Intelligent Connectivity Platform,” said Guy Azrad, senior vice president of Engineering and general manager of Astera Labs Israel. “With offices in Tel Aviv and Haifa, the new Israel design center will look to tap into the region’s world-class engineering talent to focus on the full chip design flow—from architecture through production, including software and system design for cutting-edge AI fabrics and emerging inference applications.”
Guy Azrad brings extensive semiconductor leadership experience in high-speed networking, compute, and Ethernet technologies to his role as general manager of the Israel design center. He most recently served as vice president of chip design engineering at Google, where he led silicon development for compute applications. Prior to Google, he held senior engineering leadership roles at Marvell, where he was senior vice president of the company’s global Ethernet switching division, overseeing development of advanced networking solutions deployed across data centers worldwide. His career spans deep expertise in developing advanced networking system-on-chips (SoCs), building and scaling large-scale chip design organizations across multiple geographies, and delivering complex silicon solutions from architecture through production. Azrad has been instrumental in bringing multiple generations of high-performance networking products to market.
The Israel design center expansion is further strengthened by the addition of Ido Bukspan, who joins Astera Labs as vice president of ASIC Engineering to support the company’s scale-up fabric development initiatives. Bukspan brings over two decades of networking and semiconductor expertise from his combined tenure at Mellanox Technologies and NVIDIA, where he spent 20+ years and rose to the position of senior vice president of Chip Design, building high-performance InfiniBand, Ethernet, and NVLink solutions that helped transform the data center industry and enable modern AI infrastructure. Most recently, Bukspan served as CEO of Pliops, a data acceleration technology company, where he led the organization’s strategic direction and product development for KV-cache applications.
“Israel has been defining networking innovation for decades, from those formative years when we were proving what was possible to today’s AI-driven transformation,” said Ido Bukspan, vice president of ASIC Engineering at Astera Labs. “I see the same drive, the same intensity to deliver highly performant connectivity solutions at Astera Labs. Together, we’re taking AI connectivity to the next level. Come join us.”
Subscribe
Stay ahead of the technologies shaping the future of electronics with our latest newsletter, Advanced Electronics Packaging Digest. Get expert insights on advanced packaging, materials, and system-level innovation, delivered straight to your inbox.Subscribe now to stay informed, competitive, and connected.
Suggested Items
Zuken Launches GENESYS 2026 to Broaden Access and Improve MBSE Workflows
04/28/2026 | ZukenZuken announced GENESYS 2026, the latest version of its model-based systems engineering platform, with updates designed to improve performance, expand access to model-based information, and enhance the day-to-day modeling experience for engineering teams.
EDADOC: Building the ‘Neural Hub’ for High-Compute Chips Within a Compact Space
04/28/2026 | ECIOEvery chip to the market must pass a stringent checkpoint before shipment known as ATE testing. Serving as the physical “neural hub” that connects test equipment worth millions of dollars with the device under test, the performance of the ATE test board directly determines the accuracy, efficiency, and final yield of chip testing. Amid the rapid rise of high-compute chips, what extreme challenges is this seemingly small circuit board facing? How is EDADOC addressing industry pain points through its one-stop “design + manufacturing” model?
Cadence Reports Q1 2026 Financial Results
04/28/2026 | Cadence Design SystemsCadence had a strong start to 2026, delivering a solid Q1 with accelerating AI demand and record backlog, reflecting strong customer commitment to our AI-driven portfolio,” said Anirudh Devgan, president and chief executive officer.
Tomachie Launches AI-Powered PCB Analysis with Smart Test Point Insertion
04/28/2026 | TomachieTomachie announced its AI-Assisted PCB schematic design analysis platform, enabling engineering teams to evaluate and improve schematic quality before layout begins. Schematic errors caught after layout — or in production — cost 10 to 100 times more to fix than those caught during schematic capture.
The Pulse: Caught in the Crosshatch—A Cautionary Tale of Detective Work
04/29/2026 | Martyn Gaudion -- Column: The PulseA chance meeting at a family wedding the other week led to a conversation about numbers, an introduction to a book entitled Humble Pi, and how numeric misinterpretation can lead to all kinds of unexpected outcomes, some just costly, others tragic. It’s a good and amusing read, and as a result of this conversation with someone I had previously never met, I feel somewhat (at least temporarily) enlightened. One of the takeaways of the book is that humans are born to think logarithmically, and linear math has to be formally educated into our brains. That got me curious for more.