-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueRules of Thumb
This month, we delve into rules of thumb—which ones work, which ones should be avoided. Rules of thumb are everywhere, but there may be hundreds of rules of thumb for PCB design. How do we separate the wheat from the chaff, so to speak?
Partial HDI
Our expert contributors provide a complete, detailed view of partial HDI this month. Most experienced PCB designers can start using this approach right away, but you need to know these tips, tricks and techniques first.
Silicon to Systems: From Soup to Nuts
This month, we asked our expert contributors to weigh in on silicon to systems—what it means to PCB designers and design engineers, EDA companies, and the rest of the PCB supply chain... from soup to nuts.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Estimated reading time: 5 minutes
Beyond Design: Controlling Emissions and Improving EMC
This application note discusses electromagnetic compliancy (EMC) fundamentals and common approaches and methodologies to suppress unintentional noise.
Basic Definitions
Electromagnetic Interference (EMI)
- Radiation can produce electromagnetic interference.
- Any electromagnetic disturbance that interrupts, obstructs, or otherwise degrades or limits the effective performance of electronics and electrical equipment. It can be the result of spurious emissions and responses.
Electromagnetic Compliancy (EMC)
- The ability of equipment to be used in its intended environment without causing or receiving degradation due to unintentional EMI.
- The ability to comply with standards related to the levels of EMI associated with a particular product.
EMC Standards
In Australia, we comply with the CISPR standard that is also the European standard. The United States complies to the FCC and in Japan the VCCI standard.
The two classes or levels of radiation and conducted emissions limits for unintentional radiators are specified for example in FCC Part 15 Subpart B. Class A - digital devices, the higher, less strict limits, and Class B - digital devices, the lower more strict limits. Manufacturers are encouraged to meet the Class B digital device limits.
These standards define the maximum amount of noise or interference that the equipment can generate and also the immunity or susceptibility of the equipment to outside interference of transient voltages and RF fields of different magnitudes and frequency.
In Australia and New Zealand we have the following certification trademarks:
- C-Tick is a certification trademark for the AS/NZS CISPR 22:2002
- A-Tick mark illustrates compliance with both the EMC and telecommunications requirements in Australia, but only with EMC requirements in New Zealand
EMI sources can be external or internal to a system or board. An example of an external EMI source is RF power from a mobile (cell) phone (which can radiate both back into the phone or into other systems).
The most common types of internal EMI sources are clocks, high speed data lines, and large di/dt variations due to high-speed digital logic.
The three elements of an EMC issue:
- Source – obviously the noise emanates from a source on the PCB. Emissions can be reduced after EMC testing by applying ferrites to cables, etc., but it is best to totally eliminate, control or attenuate the emissions at the source.
- Coupling Path – A trace and its return path generate differential mode radiation or a trace with no return path generates common mode radiation acting like an antenna converting current into electromagnetic radiation. The noise can be radiated, conducted or induced via the coupling path to the victim.
- Receiver – Radiation is coupled into a receiver or "victim." The victim could be a trace with no return path or a cable etc.
As previously mentioned, it is best to totally eliminate, control or attenuate the emissions at the source. In an ideal design, the respective loads into which each of the signal sources are connected would consume all of the signal energy switched during the driving of the transmission line. Therefore, no energy would be available for radiation as noise.
This can be achieved by terminating each signal source into a load equal to its source impedance; the condition required for maximum transfer of power. The connecting interfaces must exhibit zero loss, and have transmission line impedance equal to their respective source and load impedances. When these conditions are met, the load would absorb 100% of the power from all signal sources, and no signal energy (noise) would be radiated.
So the best place to start then is to control the impedance of the PCB substrate. This can be done by calculating the characteristic and differential impedances of the stackup.
A typical eight-layer board stackup is shown below (Figure 1). The characteristic and differential impedances of the substrate are calculated using the ICD Stackup Planner (available for download @ www.icd.com.au).
Figure 1
This stackup is ideal for high-speed digital designs and can be used as a safe bet if you are risk-aversive or a first-time high-speed designer.
The substrate is produced from Isola FR408 dielectric material. FR408 is a high-performance FR-4 epoxy laminate & prepreg system designed for advanced circuitry applications. Its low delectric constant (Dk) and low dissipation factor (DF) make it an ideal candidate for broadband circuit designs requiring faster signal speeds or improved signal integrity. FR408 also brings the board reliability with its high glass transition temperature (Tg).
FR408 has the following advantages over standard FR-4 material:
- Improved Dielectric Properties. DK less than 3.8 (50MHz - 1GHz) - Supports increased signal speeds.
- DF less than 0.010 (50MHz - 1GHz) - Provides better signal integrity.
- Glass Transition Temperature of 180 degrees Celsius – Supports higher reflow temperatures and improves solder joint reliability.
Once the stackup has been planned to control the impedance of the transmission lines, the drivers need to be matched to the loads. This is typically done using a series (backmatching) resistor but pre-layout simulation should be used to determine exactly if and what value of resistor is required.
Figure 2
Impedance backmatching slows down the rise and fall times and reduces the ringing (over/under shoot) of clock drivers (typically a 22 to 39 ohm resistor is used). The source impedance plus the backmatching resistor must equal the transmission line impedance in order to launch a ½ wave pulse into the transmission line. This pulse is then instantaneously reflected back from the high input impedance load creating a nearly perfect square wave at the load.
When do you need to backmatch a driver?
Rule of thumb: All drivers whose length (in inches) is equal to or greater than the rise and fall time (in nS) must have provision for termination.
So, if you have a 1nS rise time on your clock – one inch (25.4 mm) is the maximum distance that it can be routed without backmatching.
Figure 3
Figure 3 shows the transmission line model of a 5V, 1nS source and load with a 3 inch, 458pS, 58.5 ohm transmission line.
The red signal of Figure 4 shows the ringing of the transmission line without termination. The green signal shows the transmission line with a 33 ohm series backmatching resistor RS(A0) added close to the source. Notice how most of the noise is eliminated when the source and load are more closely matched to the impedance of the line.
If this noise is not constrained then it will be coupled into nearby victim traces (crosstalk) and radiated to create EMI. Apart from the issues of EMI, signal integrity and crosstalk this noise can cause intermittent operation of the product due to timing glitches and interference dramatically reducing the products reliability.
Figure 4
This crosstalk (noise) can also be reduced by increasing the space between the victim and aggressor nets (by at least three times the trace width) and by reducing the signal layer to plane layer spacing of the substrate.
In conclusion, controlling the impedance of the substrate and terminating the transmission line to match the impedance of the respective source and load significantly reduces radiated noise, virtually eliminating the noise at the source.
References:
Advanced Design for SMT – Barry Olney, In-Circuit Design Pty Ltd
Design for EMC – Barry Olney, PCD Magazine January 1996
The ICD Stackup Planner can be downloaded from www.icd.com.au
More Columns from Beyond Design
Beyond Design: High-speed Rules of ThumbBeyond Design: Integrated Circuit to PCB Integration
Beyond Design: Does Current Deliver the Energy in a Circuit?
Beyond Design: Termination Planning
Beyond Design: Dielectric Material Selection Guide
Beyond Design: The Art of Presenting PCB Design Courses
Beyond Design: Embedded Capacitance Material
Beyond Design: Return Path Optimization