-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
OC Designers Council Event to Focus on SI Routing Guidelines Nov. 18
November 11, 2015 | IPC Designers Council, Orange Co. ChapterEstimated reading time: 1 minute
What: Orange County chapter of the IPC Designers Council "Lunch 'n' Learn" Meeting
Date: Wednesday November 18, 2015
Time: 11:30 am - 1:30 pm
Where: Harvard Athletic Park multi-purpose room – Irvine
Topic: PCB Routing Guidelines for Signal Integrity and Power Integrity. Also includes recommendations to improve high-speed performance of any design at any data rate Speaker: Chris Heard, signal integrity engineering consultant, CSH Consulting LLC
Speaker Chris Heard has been deeply involved with signal and power Integrity for over 25 years and has a wealth of knowledge to share. Chris’s presentation will cover a list of "Do’s and Don'ts" regarding the most commonly seen routing practices that have a big impact on signal integrity. His presentation will cover the importance and signal integrity’s impact on drill size, pad size, antipad size, ground plane overhang, transition vias, AC capacitors, skew compensation, backdrilling, blind vias, narrow vs. wide lines, and surface vs. inner layer routing. Use of leading simulation tools will be presented.
In his presentation on power integrity, Chris will cover voltage drop and impedance response vs. frequency for various power plane examples. The impact of various capacitor sizes and placement and the use of buried capacitor layers will be shown and discussed. The interaction and the understanding of these two disciplines are vital to success of the designer in achieving fully optimized designs. Don’t miss this opportunity to learn valuable tips from our expert speaker.
Reserve a spot on your calendar on Wednesday, November 18 from 11:30 am to 1:30 pm for this educational “Lunch ‘n’ Learn” meeting event.
Location:
Harvard Athletic Park (The multi-purpose room is at the SOUTH end of the athletic fields)
14701 Harvard Ave.
Irvine, CA 92606
Agenda:
Lunch served 11:30 - 11:50
Misc. Business 11:50 - 12:00
Presentation 12:00 - 1:15
Q & A discussion 1:15 - 1:25
Door prize raffle 1:25 - 1:30
Cost:
The cost to attend this "Lunch ‘n' Learn" event will be $10 at the door to help cover part of the lunch cost and room rental.
Please RSVP no later than noon Tuesday, November 17, 2015. There are now two ways to RSVP:
- Click here to RSVP
- Email your RSVP to terri_kleekamp@mentor.com
I look forward to seeing you there!
Scott McCurdy, Freedom CAD Services
President, IPC Designers Council Orange County chapter
www.ocipcdc.org
Cellphone: 714-425-3235
Email:scott.mccurdy@freedomcad.com
Suggested Items
Real Time with… IPC APEX EXPO 2024: The Driving World of e-Mobility with Indium
05/08/2024 | Real Time with...IPC APEX EXPOIn the competitive EV market, technology plays a crucial role facing the challenges of infrastructure. As Brian O'Leary explains, Indium's e-Mobility product suite includes proven solder and thermal management products for high reliability.
Real Time with… IPC APEX EXPO 2024: Understanding Objective Evidence in Manufacturing Processes
05/07/2024 | Real Time with...IPC APEX EXPOGraham Naisbitt explains the importance of objective evidence in manufacturing processes, debunking the common misconception that the ROSE test is a cleanliness test. He also discusses the introduction of Rev J, a requirement for measuring ionic contamination on circuit assemblies, and the challenges in accurately measuring contamination. Alternative methods like ion chromatography and the need for updating standards like the ROSE test are mentioned.
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
HQ NextPCB of HQ Electronics Debut on the International Stage for Electronics Manufacture at IPC APEX 2024
05/01/2024 | PRNewswireHQ NextPCB of HQ Electronics, a leading Chinese-based multilayer PCB manufacturer and assembly house showcased its industrial prowess on the international stage for the first time at the IPC APEX Expo 2024.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.