Knocking Down the Bone Pile: Revamp Your Components with BGA Reballing
SMT Perspectives & Prospects: Artificial Intelligence Part 6: Data Module 1
Standard of Excellence: Overcoming Service Failures—The Art of the Apology
IPC Standards Committee Reports – Packaged Electronic Components, Flex Circuits, High Speed/High Frequency, Rigid Printed Boards
December 7, 2015 | IPCEstimated reading time: 4 minutes
Packaged Electronic Components
The B-11 3-D Electronic Packages Subcommittee continued work on IPC-7091, Design and Assembly Process Implementation of 3-D Components. There has been significant interest in this standard from both the military and commercial markets, and the subcommittee is ensuring groups doing similar work are included in the efforts for IPC-7091.
Flexible Circuits
The D-11 Flexible Circuits Design Subcommittee met to advance the Working Draft to IPC-2223D, Sectional Design Standard for Flexible Printed Boards. The group reviewed and approved new drawings depicting flexible cross-sectional construction examples and unbonded flex cross-sectional constructions for rigid-flex designs. The group also reviewed new content addressing the factors that affect impedance and capacitance control for flex and rigid-flex printed board applications so as to mitigate signal integrity issues.
The D-12 Flexible Circuits Performance Subcommittee met to advance the Working Draft to IPC-6013D, Qualification and Performance Specification for Flexible Printed Boards. The group also reviewed a cross-sectional illustrations that address voiding or delamination in the transition zone between flexible material and rigid material. The group also reviewed examples of anomalies in flexible printed board assemblies (e.g. kinks in the ribbon cable following assembly operations) and agreed to submit recommendations to the IPC 7-31b task group for addressing these issues in a future revision to IPC-A-610, Acceptability of Electronic Assemblies.
The D-13 Flexible Circuits Base Materials Subcommittee began review and updating of IPC-4202A to ultimately revise it to B revision.
The D-15 Flexible Circuits Test Methods Subcommittee began to review all flexible circuits test methods for relevance to all materials, printed boards and design standards. Most if not all test methods that apply to old flexible circuits (those that begin with “FC” are likely to be obsolete and will likely be archived.
Page 1 of 3
Share on:
Testimonial
"Advertising in PCB007 Magazine has been a great way to showcase our bare board testers to the right audience. The I-Connect007 team makes the process smooth and professional. We’re proud to be featured in such a trusted publication."
Klaus Koziol - atgSuggested Items
Cadence Giving Foundation Announces Multi-Year Commitment to Expand the AI Hub at San José State University
10/13/2025 | Cadence Design Systems, Inc.The Cadence Giving Foundation today announced a multi-year commitment to expand the AI Hub at San José State University (SJSU) to equip students with the skills, hands-on training and experience needed to excel in careers in artificial intelligence (AI).
NEDME Returns October 22 — The Northwest’s Premier Design & Manufacturing Expo
10/13/2025 | NEDMEThe Northwest Electronics Design & Manufacturing Expo (NEDME) returns on Wednesday, October 22, 2025, at Wingspan Event & Conference Center, Hillsboro. The event brings together engineers, product designers, manufacturers, educators, and community partners for a full day of industry connection, learning, and networking.
Sumitomo Riko Boosts Automotive Design Efficiency 10x with Ansys AI Simulation Technology
10/13/2025 | SynopsysSumitomo Riko is implementing Ansys, part of Synopsys, Inc. AI technology to accelerate time-to-solution and improve efficiency during the design and manufacturing of automotive components.
Beyond the Board: Early Engagement Means Faster Prototyping for Defense Programs
10/14/2025 | Jesse Vaughan -- Column: Beyond the BoardIn the defense electronics sector, speed-to-market has shifted from being a commercial differentiator to a national security imperative. The ability to move from design concept to deployable system in months rather than years can provide the U.S. with important strategic advantages. Prototyping, once regarded as a costly and optional stage, has become the linchpin for accelerating program schedules while safeguarding performance, compliance, and mission reliability.
Si2 Names NVIDIA, Synopsys Technologists to Lead New LLM Benchmarking Coalition
10/10/2025 | BUSINESS WIREThe Silicon Integration Initiative today announced the chair and vice chair of the Si2 Large Language Model Benchmarking Coalition (LBC), a collaborative industry initiative and standards body advancing AI for silicon design and verification that will expedite the development of high-quality large language models for semiconductor design problems.