Atomically Flat Tunnel Transistor Overcomes Fundamental Power Challenge of Electronics
December 8, 2015 | University of California - Santa BarbaraEstimated reading time: 4 minutes
One of the greatest challenges in the evolution of electronics has been to reduce power consumption during transistor switching operation. In a study recently reported in Nature, engineers at University of California, Santa Barbara, in collaboration with Rice University, have demonstrated a new transistor that switches at only 0.1 volts and reduces power dissipation by over 90% compared to state-of-the-art silicon transistors (MOSFETs).
MOSFETs have been the building blocks of everyday electronic products since the 1970s. However, to sustain the ever-growing need for increased transistor densities, miniaturization of MOSFETs has given rise to a power dissipation challenge due to the fundamental limitations of their turn-on characteristics.
"The steepness of a transistor's turn-on is characterized by a parameter known as the subthreshold swing, which cannot be lowered below a certain level in MOSFETs," explained Kaustav Banerjee, Professor of Electrical and Computer Engineering at UC Santa Barbara. A minimum gate voltage change of 60 millivolts at room temperature is required to change the current by a factor of ten in MOSFETs. In essence, the existing state of transistor technology limits the energy efficiency potential of digital circuits in general.
The research group of Professor Kaustav Banerjee at UC Santa Barbara took a new approach to subverting this fundamental limitation. They employed the quantum mechanical phenomenon of band-to-band tunneling to design a tunnel field effect transistor (TFET) with sub-60mV per decade of subthreshold swing.
"We restructured the transistor's source to channel junction to filter out high energy electrons that can diffuse over the source/channel barrier even in the off state, thereby making the off state current negligibly small," explained Banerjee. At UCSB, Banerjee's Nanoelectronics Research Lab includes Deblina Sarkar, Xuejun Xie, Wei Liu, Wei Cao, Jiahao Kang, and Stephan Kraemer, as well as Yongji Gong and Pulickel Ajayan of Rice University.
Banerjee and his colleagues are motivated by a global electronics industry that loses billions of dollars each year to the impact of power dissipation on chip cost and reliability. "This translates into lower battery lifetime in personal devices like cell phones and laptops, and massive power consumption of servers in large data centers," adds Banerjee, pointing out the global scale of this energy demand.
Page 1 of 2
Suggested Items
Rogers Announces Further Actions to Streamline Operations and Drive Margin Improvement
06/07/2024 | Rogers CorporationRogers Corporation announced plans to drive further operational efficiency and margin improvement. Rogers intends to wind down manufacturing of advanced circuit materials and other related activities at its Evergem, Belgium factory by mid-2025.
The Pulse: Overconstraining: Short, Slim, and Smooth
06/06/2024 | Martyn Gaudion -- Column: The PulseEngineering is both an art and a science. The design engineer’s task is (almost) always to bring product to market that meets specifications at the best and most economical price suited to the appropriate end use requirements. From a PCB perspective, designers are faced with a bewildering and almost overwhelming choice of materials at their disposal.
Overconstrain? Underconstrain? Selecting Materials for High-speed Designs
06/06/2024 | Andy Shaughnessy, Design007 MagazineWhen selecting materials for a high-speed design, you need to be very familiar with the materials’ electrical characteristics, as well as the requirements of the PCB you’re designing. There are myriad details that need to be considered during the material selection process, and missing one iota can lead to your job being put on hold. We asked Stephen Chavez, principal technical product marketing manager at Siemens, to share his thoughts on material selection for high-speed designs. Steph discusses material constraints, stackups, and the cut-off point when a “traditional” laminate will (and won’t) work for a high-speed board.
DuPont’s Randal King Joins Purdue University’s Semiconductor Degrees Leadership Board
06/06/2024 | DuPontDuPont announced that Randal King, PhD, Vice President of R&D/Technology, DuPont Electronics & Industrial, has been named to Purdue University’s Semiconductor Degrees Leadership Board.
IPC Releases Newest List of Standards Updates, Revisions
06/03/2024 | IPCEach quarter, IPC releases a list of standards that are new or have been updated. To view a complete list of newly published standards and standards revisions, translations, proposed standards for ballot, final drafts for industry review, working drafts, and project approvals, visit ipc.org/status. These are the latest releases for Q2.