Punching Out: M&A North American PCB and EMS Deals for the First Half of 2025
The Chemical Connection: Sales Organization from a Capital Equipment Perspective
Marcy’s Musings: From Pitch to PO—The Sales Stack
Brooks' Bits: How Many Vias Does It Take To…?
May 4, 2016 | Douglas G. BrooksEstimated reading time: 2 minutes
Sounds like the opening words of a bad joke. Well, here’s the answer, and it’s no joke: One! That’s right. No matter how much current you are putting down the trace, all you need is a single via. And a small one, at that.
OK, that last statement might not be true in EVERY single case. But it is true in a LOT more cases than you think. I will explain why in this column.
During 2015, I enjoyed a very productive collaboration with Dr. Johannes Adam, from Leimen, Germany. That collaboration resulted in several papers, but one in particular is relevant for this column, “Via Currents and Temperatures.” In that paper, we used a simulation tool, thermal risk management (TRM), developed by Dr. Adam, to simulate current flowing through a via and then determine the temperature of the via. The conventional wisdom is that the conducting cross-sectional area of the via should be the same as (or greater than) the cross-sectional area of the trace (conductor.) IPC 2152 explicitly endorses this:
The cross-sectional area of a via should have at least the same cross-sectional area as the conductor or be larger than the conductor coming into it. If the via has less cross-sectional area than the conductor, then multiple vias can be used to maintain the same cross-sectional area as the conductor.
But our results contradicted this; they suggested that the temperature of the via was controlled by the trace, and as long as the trace was sized correctly, any old (single) via was good enough.
If there was ever a result that cried out “show me,” this was it.
So I set out on a path to build a test board, test it, and verify the simulation results. This type of study would not have been possible without the cooperation of several people and organizations. In particular, I want to thank my longtime partner Dave Graves (now with Monsoon Solutions in Bellevue, Washington) for helping prepare the final artwork for the test board. C-Therm Technologies (Fredericton, New Brunswick) graciously measured the thermal conductivity of the board material to facilitate the simulation. And a special thanks to Prototron Circuits of Redmond, Washington, who provided the test boards and also the microsectioning work and measurements. And my collaborator on trace thermal issues, Johannes Adam, continues to be a great help in evaluating results.
Figure 1 illustrates the relevant portion of the test board. There are two 0.5 oz. test traces, each six inches long, each consisting of two, three-inch segments (top and bottom) connected by a single 10 mil diameter via. The via is plated to approximately one ounce. One test trace is 27 mil wide, providing approximately the same cross-sectional area as the conducting area of the via. The other trace is 200 mil wide. It is important to note that the vias are identical for the two traces.
To read this entire article, which appeared in the March 2016 issue of The PCB Design Magazine, click here.
Share on:
Testimonial
"Our marketing partnership with I-Connect007 is already delivering. Just a day after our press release went live, we received a direct inquiry about our updated products!"
Rachael Temple - AlltematedSuggested Items
Powering Progress: Summer 2025 Community Magazine Now Available
07/22/2025 | Community MagazineIn the new Summer 2025 edition of Community Magazine, members of the Global Electronics Association demonstrate what progress really looks like—through innovation on the factory floor, influence on public policy, and investment in the next generation of engineers.
TRI to Exhibit at SMTA Queretaro Expo 2025
07/16/2025 | TRITest Research, Inc. (TRI), the leading provider of test and inspection systems for the electronics manufacturing industry, is pleased to announce plans to exhibit at the SMTA Querétaro Expo 2025, scheduled to take place on July 24, 2025, at the Querétaro Centro de Congresos y Teatro Metropolitano.
Global PCB Connections: Let the Spec Fit the Board, Not Just the Brand
07/17/2025 | Jerome Larez -- Column: Global PCB ConnectionsIf you’ve ever seen an excellent PCB quote delayed, or worse, go cold because of a single line on the fab print, you’re not alone. Often, that line reads something like, “Use 370HR only,” or “IT-180A required.” These and other brand-name materials are proven performers, but unless your design needs that specific resin system (say, for RF performance, thermal reliability, or stringent CAF resistance), you may inadvertently be holding your job hostage.
IPC Hall of Fame Spotlight Series: Highlighting Lionel Fullwood
07/15/2025 | Dan Feinberg, I-Connect007Many IPC members who have contributed significantly to IPC and our industry have been awarded the IPC Raymond E. Pritchard Hall of Fame (HOF) Award. Though many early HOF members have passed away and are unknown to today’s IPC membership, their contributions still resonate. This special series on IPC Hall of Fame members provides a reminder of who was honored and why. As a bonus, for those who are still around, we get to find out what these talented individuals are up to today.
TRI Unveils New Platform for Diverse Board Sizes
07/14/2025 | TRITest Research, Inc. (TRI), the leading test and inspection systems provider for the electronics manufacturing industry, proudly introduces a new size configuration for SPI and AOI Models.