The Shaughnessy Report: Breaking Down the Language Barrier
Connect the Dots: Designing for Reality—Routing, Final Fab, and QC
Target Condition: ‘Boomer to Zoomer: Do You Copy?’
New Cadence Allegro DesignTrue DFM Technology Accelerates New Product Development and Introduction Process
September 13, 2017 | Cadence Design Systems, Inc.Estimated reading time: 3 minutes
Cadence Design Systems, Inc. today announced Cadence Allegro DesignTrue DFM technology, the industry’s first solution to perform real-time, in-design design-for-manufacturing (DFM) checks integrated with electrical, physical and spacing design rule checks (DRCs). The innovative new technology, integrated into the Allegro PCB Editor, enables PCB designers to identify and correct errors immediately, long before manufacturing signoff. By finding errors earlier, design teams reduce rework, shorten design cycles and accelerate the new product development and introduction process, potentially saving at least one day per iteration and days to weeks overall.
Unlike manufacturing signoff tools that are run in batch mode when performing DFM checks, Allegro DesignTrue DFM technology provides continuous in-design feedback while designing, eliminating the frustrating and time-consuming design-verify-fix iterations between PCB designers and DFM checking teams. By the time PCB designers reach final DFM signoff, they already know their design meets manufacturing rules, resulting in a smoother signoff and handoff to the manufacturing partner and a shorter, more predictable design cycle.
Allegro DesignTrue DFM technology is consistent with the proven Allegro constraint-driven design flow and online checking solution currently used for electrical, physical and spacing rules. Allegro DesignTrue technology provides a wide set of checks to ensure design manufacturability. Spacing between copper features such as traces, pins, vias relative to the board outline and other copper features can be verified in real time, independent of electrical and net-based rules.
The new technology makes it easy to configure, apply contextually and reuse manufacturing rules. Allegro DesignTrue DFM technology supports the import and export of DFM rules and addresses more than 2,000 advanced checks. In addition, it employs a new and more user-friendly DRC browser capable of addressing one class of errors at a time. Constraints are highly configurable with the ability to enable and disable groups and whole categories of rules, or individual rules. Rules can be applied in etch mode, non-etch mode, and in stack-up mode, giving designers the ability to isolate layers, geometries and cutouts. The new browser also features an integrated DRC description with graphics, characterizes DRCs by type and provides a DRC count chart. Users can quickly sort, browse and review, as well as waive and unwaive DRCs.
“Increasing PCB complexity is extending our design cycles and making them unpredictable,” said Greg Bodi, director of System Engineering PCB Layout at NVIDIA. “With Allegro DesignTrue DFM technology, our PCB design teams can be sure that they are designing the board correctly the first time, taking into account electrical, physical and manufacturing constraints. This eliminates unnecessary iterations with manufacturing signoff processes and saves us days to weeks of time.”
“Accelerating new product development and introduction is a key priority for our customers,” said Tom Beckley, senior vice president and general manager, Custom IC & PCB Group. “For more than 15 years, our customers have relied on the Allegro constraint-driven flow and online checking solution for the electrical and physical domains. As part of our System Design Enablement strategy, we’re now applying this same approach to DFM checks. Extending our solution to the manufacturing domain enables electronics OEMs to bring their products to market more quickly and with greater confidence.”
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. For more information, click here.
Share on:
Suggested Items
Multicircuits Expands Capabilities with State-of-the-Art Automated Copper Via Fill Process
03/10/2025 | MulticircuitsMike Thiel, president of Multicircuits, a leading provider of high-reliability printed circuit boards, has announced the addition of a state-of-the-art automated copper via fill process to their advanced manufacturing capabilities. This strategic investment enhances the company’s ability to deliver cutting-edge solutions for demanding industries, including aerospace, defense, medical, and high-speed telecommunications.
EIPC 2025 Winter Conference, Day 2: A Roadmap to Material Selection
02/20/2025 | Pete Starkey, I-Connect007The EIPC 2025 Winter Conference, Feb. 4-5, in Luxembourg City, featured keynotes and two days of conference proceedings. The keynote session and first-day conference proceedings are reported separately. Here is my review of the second day’s conference proceedings. Delegates dutifully assembled bright and early, well-rested and eager to participate in the second day’s proceedings of the EIPC Winter Conference in Luxembourg.
Designers Notebook: Addressing Future Challenges for Designers
02/06/2025 | Vern Solberg -- Column: Designer's NotebookThe printed circuit board is and will probably continue to be the base platform for most electronics. With the proliferation of new generations of high I/O, fine-pitch surface mount semiconductor package variations, circuit interconnect is an insignificant factor. Circuit board designers continually face challenges such as component quantity and complexity, limited surface area, and meeting the circuit board’s cost target. The printed circuit design engineer’s prominent position demands the development of efficiently manufacturable products that perform without compromise.
DesignCon 2025, Day 2: It’s All About AI
01/30/2025 | Marcy LaRont, I-Connect007It’s hard to get away from the topic of artificial intelligence, but why would you? It’s everywhere and in everything, and my time attending presentations about AI at DesignCon 2025 was well worth it. The conference’s agenda featured engaging presentations and discussions focused on the technological advancements in AI, big data centers, and memory innovations, emphasizing the critical relationship between processors and circuit boards.
Beyond Design: Electro-optical Circuit Boards
01/22/2025 | Barry Olney -- Column: Beyond DesignPredicting the role of PCB designers in 10 years is a challenge. If only I had a crystal ball. However, we know that as technology progresses, the limitations of copper PCBs are increasingly apparent, particularly regarding speed, bandwidth, and signal integrity. Innovations such as optical interconnects and photonic integrated circuits are setting the stage for the next generation of PCBs, delivering higher performance and efficiency. The future of PCB design will probably incorporate these new technologies to address the challenges of traditional copper-based designs.