-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueFueling the Workforce Pipeline
We take a hard look at fueling the workforce pipeline, specifically at the early introduction of manufacturing concepts and business to young people in this issue of PCB007 Magazine.
Inner Layer Precision & Yields
In this issue, we examine the critical nature of building precisions into your inner layers and assessing their pass/fail status as early as possible. Whether it’s using automation to cut down on handling issues, identifying defects earlier, or replacing an old line...
Engineering Economics
The real cost to manufacture a PCB encompasses everything that goes into making the product: the materials and other value-added supplies, machine and personnel costs, and most importantly, your quality. A hard look at real costs seems wholly appropriate.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
Pollution Prevention Techniques: Rinse Water Reduction
August 30, 2019 | Peter Moleux with contributions from Happy HoldenEstimated reading time: 3 minutes

The first step in any pollution prevention strategy is to minimize chemical wastes and their rinse waters. There are five general categories of common techniques for pollution prevention in a PCB fabrication facility: (1) new processes to replace sources of pollution; (2) extend the bath’s life; (3) rinse water reduction; (4) dragout reduction; and (5) ventilation reduction.
While this list is not all-inclusive, it provides an overview of the types of technologies used around the world that are important to consider. In this article, we will examine rinse water reduction.
Rinse Water Reduction
Most of the waste generated in the manufacturing of PCBs is from cleaning, plating, stripping, and etching. This section describes some of the techniques available for reducing the volume of rinse water used.
While we stress the need to reduce individual rinse water flow rates when a conventional wastewater precipitation system is anticipated, there may be at least one possible exception. If in excess of 95% of all chemicals are recovered, the chemicals do not enter the rinse water collection system, and a central membrane filtration or deionization system is used to produce a zero-effluent system; then, the need to reduce rinse water flow is reduced. However, one must also consider the capital and operating costs for the central system.
One author wrote the following concerning rinse flow rates in the case of a zero-effluent system [1].
“It should also be noted that in a well-engineered zero liquid discharge environment, water conservation is unnecessary. Instead, the focus is total dissolved solids (TDS) budgeting throughout the plant, along with an analysis of specific critical contaminants. Water supply is only limited by the size of the pumps. For instance, to maximize absorption in the fume scrubber, 10 gallons/minute of DI water can be fed continuously into and out of the scrubber system reservoir… With a closed-loop system, there is no sacrificing of rinse quality to save water. Lift stations integrated with conductivity sensors can automatically identify an out-of-control waste stream as it happens, allowing for quick corrections by maintenance. Also, fresh rinse-water conductivity is always DI quality.”
Particulate Filtration on Deburr and Panel-scrubbing Operations
Deburrers are used to remove stubs of copper formed after the drilling of holes in double-sided and multilayer panels before they enter the copper deposition process. Scrubbers are used to remove oxides from printed circuit laminates, clean the surface prior to a surface coating to provide better adhesion and remove residuals after etching or stripping. In deburring and board scrubbing, particulate materials are added to the water and are removed by various methods based on size and the weight of the copper particle such that the wash water becomes suitable for up to 100% recycling. The types of filtration available for this operation are cloth, sand, centrifugation, and gravity settling with filtration.
Etcher and Conveyorized Equipment Design Modifications
Etching machines can be the single largest source of copper waste in the discharge from a PCB facility. The amount of copper discharged, and the rinse flow rate from that machine, is a function of the machine design.
An older etching machine will contain a single-stage etchant replenishing module positioned between the etching chamber and its continuously flowing single or multiple stage water rinse chamber. Fresh etchant is fed to the replenishing module to wash the panels, and that etchant (now containing copper washed from the freshly etched panels) then flows (in a direction opposite to the direction of the panel movement) into the etching chamber. The continuous water rinse can contain from 100 to 500 milligrams per liter (mg/l or ppm) of copper, depending on the configuration of the rinse module. Companies that use this type of equipment, with a single-station rinse module, normally have floor space restrictions in their production area. The etcher design affects the rate of etchant solution dragout as does the volume of panels being processed and the quality of the etchant solution control.
By way of comparison, adding a second stage replenisher station will reduce the range of copper dragout in the following rinse from 50 mg/l to 300 mg/l. We have observed more than one etching machine–using a four-stage replenisher module and a combination of water recirculating with a single-stage rinse module–produce a rinse effluent containing from less than 1.0 mg/l up to 2.0 mg/l of copper. That is the option that we recommend to clients when etchant recycle, and copper recovery are not practical or economical.
To read the full article, which appeared in the August 2019 issue of PCB007 Magazine, click here.
Suggested Items
Designers Notebook: Addressing Future Challenges for Designers
02/06/2025 | Vern Solberg -- Column: Designer's NotebookThe printed circuit board is and will probably continue to be the base platform for most electronics. With the proliferation of new generations of high I/O, fine-pitch surface mount semiconductor package variations, circuit interconnect is an insignificant factor. Circuit board designers continually face challenges such as component quantity and complexity, limited surface area, and meeting the circuit board’s cost target. The printed circuit design engineer’s prominent position demands the development of efficiently manufacturable products that perform without compromise.
DesignCon 2025, Day 2: It’s All About AI
01/30/2025 | Marcy LaRont, I-Connect007It’s hard to get away from the topic of artificial intelligence, but why would you? It’s everywhere and in everything, and my time attending presentations about AI at DesignCon 2025 was well worth it. The conference’s agenda featured engaging presentations and discussions focused on the technological advancements in AI, big data centers, and memory innovations, emphasizing the critical relationship between processors and circuit boards.
Beyond Design: Electro-optical Circuit Boards
01/22/2025 | Barry Olney -- Column: Beyond DesignPredicting the role of PCB designers in 10 years is a challenge. If only I had a crystal ball. However, we know that as technology progresses, the limitations of copper PCBs are increasingly apparent, particularly regarding speed, bandwidth, and signal integrity. Innovations such as optical interconnects and photonic integrated circuits are setting the stage for the next generation of PCBs, delivering higher performance and efficiency. The future of PCB design will probably incorporate these new technologies to address the challenges of traditional copper-based designs.
Designers Notebook: Impact of Advanced Semiconductor Packaging on PCB Stackup
01/07/2025 | Vern Solberg -- Column: Designer's NotebookTo accommodate new generations of high I/O semiconductor packaging, printed circuit board fabrication technology has had to undergo significant changes in both the process methods and the criteria for base material selection and construction sequence (stackup). Many of the new high-function multi-core semiconductor package families require more terminals than their predecessors, requiring a significantly narrower terminal pitch. Interconnecting these very fine-pitch, high I/O semiconductors to the PCB is made possible by an intermediate element referred to as an interposer.
BOOK EXCERPT: The Printed Circuit Designer’s Guide to... High Performance Materials, Chapter 4
01/02/2025 | I-Connect007In Chapter 4, Michael Gay discusses the two main types of copper foil used for PCB boards today: electrodeposited (ED) foil and rolled annealed (RA) foil. He also explains the pros and cons of each, and provides an update of the latest innovations in copper foil technology.