-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueCertifications
Certifications have historically been seen as a cost of doing business, but how do we turn them into a positive ROI and a value to both customer and vendor?
The Butterfly Effect
The basis of chaos theory is a key concept known as the “butterfly effect.” It’s the idea that a small event in one place creates a cascading set of events elsewhere. So, how is the EMS landscape changing? We’re tracking the concerns and dynamics of this landscape, and there’s a lot to learn.
Coming to Terms With AI
In this issue, we examine the profound effect artificial intelligence and machine learning are having on manufacturing and business processes. We follow technology, innovation, and money as automation becomes the new key indicator of growth in our industry.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - smt007 Magazine
Real Time with… SMTAI 2020: Technical Conference Review
October 6, 2020 | Real Time with...SMTAIEstimated reading time: 16 minutes
![](https://iconnect007.com/application/files/4417/1686/6064/happy_holden_col_300.jpg)
SMTAI 2020, which was converted to a virtual event, took place from September 28–30. I attend every year, but since there was no keynote in the virtual format, I went straight to the technical conference. This event covered a broad range of topics related to everything in assembly. Over 90 technical presentations are available, but this report covers just some of the sessions I attended.
Hiroshi Komatsu, Connectec Japan Corporation
#150: 10-Micron Pitch Wiring and Bump on Substrate Formed by Imprinting Technology to Apply Low-Temperature Flip-Chip Bonding for Low-Temperature Bonding, and Fine-Pitch, Imprinting, CTE
The theme of this presentation was a new process for the minimum bump pitch in flip-chip bonding. It is limited by the difference in expansion or shrinkage caused by the CTE mismatch between the chip and the substrate. It has been exceedingly difficult to achieve a bonding pitch of 35 microns or less in the conventional technology using solder.
Due to this technical limitation, the integration of hetero-chips with a large number of pin count on a substrate was intensively studied using 2.5D LSIs that typically use an interposer, which stacks chips three-dimensionally using a through-silicon via (TSV). However, the manufacturing technology, such as a silicon interposer and TSV used for these 2.5D LSIs, is an expensive process.
In this study, Komatsu reported a narrow-pitch bonding technology based on low-temperature flip-chip bonding using silver conductive paste as bumps. In this technology, a conductive paste was used to simultaneously form wiring and bump with the pitch of 10 microns on the substrate by using an imprinting method and non-conductive paste dispensing, followed by flip-chip bonding and curing at 140°C to enhance the bonding strength and reduce the resistance of the conductive paste. This allows the use of organic substrates like polyimide and PET film.
To form wiring and bump with the pitch of 10 microns simultaneously on the substrate, the final wiring and bump shape is formed in advance as a master mold, and this is transferred to a replica mold to form an inverted shape. Further, a conductive paste is filled in the concavity of the replica mold and then transferred to the substrate. Three examples were shown using an organic substrate and the low-temperature bonding technique that otherwise could not be applied to packages.
Figure 1: Low-temperature FCB IoT application.
Figure 2: Low-temperature FCB process flow.
Charles Woychik, i3 Microsystems Inc.
#151: 3D Integration Using Heterogeneous System-in-Package (HSiP) Technology FOWLP, Reconstituted Wafers, Multi-Chip Module, Embedded Die
An interposer with embedded semiconductor dies and passive devices has been fabricated using a heterogeneous system-in-package (HSiP) technology to create a highly dense integrated multi-chip module (MCM) package solution. This technology is based on fan-out wafer-level packaging (FOWLP) technology, which consists of a molded core wafer having embedded devices, through mold vias (TMVs), and passive devices, along with buildup circuitry layers on both sides of the molded core wafer.
This HSIP technology can integrate multiple die and passives to achieve maximum device packing, which is molded using an epoxy-based silica filled molding compound to create a reconstituted wafer. To maintain a flat module, it is necessary to balance the amount of Cu in both the front and back layers to achieve the neutrality of the module bow during thermal excursions. To create the buildup layers, a first dielectric material is deposited over the reconstituted wafer, vias are created, and then the Cu circuitry is formed. This new process was provided in detail.
This sequential process is repeated until the required number of layers is formed. This same process is repeated on the backside of the wafer. After the buildup layers are produced on the molded wafer, the individual modules are diced out of the wafer. On both sides of the outer layers are ball-grid array (BGA) pads, which allow these modules to be stacked using conventional solder attach methods. Reliability testing was conducted on the new HSIP of 1,000 thermal cycles, including 0–100°C and -40–125°C.
Figure 3: The future is stacked FOWLP.
Figure 4: Test vehicle design, single slice.Page 1 of 7
Suggested Items
Altus Highlights Success of Essemtec's I2S in the UK and Ireland Market
07/23/2024 | Altus GroupAltus Group, a leading distributor of capital equipment for the electronics industry in the UK and Ireland, is pleased to highlight the success of Essemtec's Integrated Inspection System (I2S).
Automatic Paste Transfer and Quick Change Squeegee for ASMPT Printers
07/23/2024 | ASMPTASMPT, the market and innovation leader in SMT manufacturing technology, has added two new features to its proven DEK printing platforms that automate solder paste transfers and simplify squeegee changes.
New Breakthrough in Double-Sided Reflow Part Retention from Alltemated
07/19/2024 | AlltematedAlltemated's PLACE-N-BOND™ underfilm passed testing and was implemented in volume production to aid in component retention during the second pass reflow of printed circuit assemblies. This successful testing and implementation occurred in various applications with components such as capacitors, inductors, transformers, connectors, and larger ICs.
Book Excerpt: The Printed Circuit Assembler’s Guide to... Factory Analytics, Chapter 2
07/17/2024 | I-Connect007 Editorial TeamIn this chapter, we’ll focus on the most important analytics at the forefront of SMT, from the solder paste machine to placement machines, and breakdown these metrics from the perspectives of the different decision makers involved in the process. The lead SMT shift manager isn’t going to have the same concerns as a quality manager, so it’s important to look at how each machine and operation contains valuable KPIs for each role.
SMTA Heartland Chapter Announces Rescheduled Date for High Reliability: Virtual STAR Forum
07/10/2024 | SMTAThe SMTA Heartland Chapter announces the rescheduled date for the High Reliability: Virtual STAR Forum, following the overwhelming success of our May event. Join us on Tuesday, July 30, 2024, for an afternoon of engaging discussions and expert insights into high-reliability manufacturing.