Elementary Mr. Watson: Navigating RF—A Glide Path Approach to Design Success
Designers Notebook: Layer Stackup Planning for RF Circuit Boards
Connect the Dots: Involving Manufacturers Earlier Prevents Downstream Issues
White Paper: Optimization Methods for High-Speed SerDes Channels
March 24, 2022 | Siemens Digital IndustriesEstimated reading time: Less than a minute
Cost-effective implementation of these high-bandwidth channels across high-volume manufactured products requires analysis of many design and manufacturing parameters.
This Siemens white paper presents a new approach for the systematic analysis of SerDes channel compliance at 25Gbps and above. Using a 100GBASE-KR4 electrical backplane design, the methodology reveals the system's sensitivity to various design variables, intelligently explores the design space, and provides a high-level description of the automation involved in the analysis process. Demand for higher bandwidth has greatly increased the signaling data rates for SerDes.
To download this Siemens white paper, click here.
Share on:
Suggested Items
Siemens, TSMC Extend Collaboration to Drive Semiconductor Design Innovation
04/25/2025 | SiemensSiemens Digital Industries Software announced that the company has deepened longstanding collaboration with TSMC to drive innovation in semiconductor design and integration, enabling mutual customers to tackle the challenges of next-generation technologies.
Ansys Strengthens Collaboration with TSMC on Advanced Node Processes Certification and 3D-IC Multiphysics Design Solutions
04/24/2025 | PRNewswireThrough continued collaboration with TSMC, Ansys announced enhanced AI-assisted workflows for radio frequency (RF) design migration and photonic integrated circuits (PICs), and new certifications for its semiconductor solutions. Together,
Autodesk Donates $4.3 Million to Cornell University to Prepare students for an AI-powered future
04/24/2025 |Autodesk announced a $4.3 million gift to Cornell University’s College of Engineering and College of Architecture, Art, and Planning (AAP) to help prepare students for the future of work in an increasingly AI-driven world. The investment will fund a new Autodesk Cornell Engineering Design and Make Space in Upson Hall.
Driving Sustainability in PCB Design
04/24/2025 | Marcy LaRont, I-Connect007Filbert (Fil) Arzola is an electrical engineer at Raytheon. He’s smart, entertaining, and passionate about PCB design. As it turns out, he’s also passionate about “Mother Earth,” as he calls her. Born and raised in Southern California, he freely admits that he turns the water off when he brushes his teeth and yells at his brother for throwing batteries in the garbage. But when looking at the issue of sustainability and PCB design, he urges his audiences to ponder what sustainability looks like. Can PCB designers, he asks, make any impact on sustainability at all?
Real Time with... IPC APEX EXPO: Silicon Geometry's Signal Integrity Impact on PCBs
04/24/2025 | Marcy LaRont, I-Connect007At IPC APEX EXPO 2025, Kris Moyer addressed the importance of understanding the impact of silicon geometry reduction on signal integrity and PCB performance. Kris says signal integrity considerations are necessary for so many designs today, regardless of clock frequency. He discusses valuable insights from attendees regarding embedded resistor technology and the effects of radiation on smaller silicon features in aerospace applications.
Copyright © 2025 I-Connect007 | IPC Publishing Group Inc. All rights reserved.
Log in