-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueShowing Some Constraint
A strong design constraint strategy carefully balances a wide range of electrical and manufacturing trade-offs. This month, we explore the key requirements, common challenges, and best practices behind building an effective constraint strategy.
All About That Route
Most designers favor manual routing, but today's interactive autorouters may be changing designers' minds by allowing users more direct control. In this issue, our expert contributors discuss a variety of manual and autorouting strategies.
Creating the Ideal Data Package
Why is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal design data package for your design.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
Happy’s Design Tips for Material Conservation
August 25, 2022 | Happy Holden, I-Connect007Estimated reading time: 1 minute

Note: For this issue, Happy Holden provided a range of options for designers who are seeking to conserve materials in their next design. He also offered an example of the relative cost index, or RCI, that he developed at HP exclusively for PCB design. With this RCI, designers can figure out the relative cost of a new design compared to an eight-layer through-hole board.
- Consider making the board thinner; eliminate prepregs
- Design to HDI for smaller board or fewer layers (Figure 1 and Reference 1)
- Design inner layers with 1 to 2 mil smaller traces/spaces
- Swing vias for BGA breakout can reduce layer count
- Nesting and rotation on panels
- Using HDI “skip vias” to eliminate a build-up layer
Consider using new technologies:
- VeCS can reduce layer count (Figure 2 and Reference 2)
- Additive creates more routing per layer and smaller boards
- Switch HDI layers to RCF (RCC)
- Power mesh can yield fewer layers (Reference 3)
- Landless vias on the surface can mean higher routings (Figure 3 and Reference 4)
- Smaller panel peripheral border
- Different panel sizes for higher utilization
- Add-on 0.062" gold fingers as components
- Board replacement for X-outs and repanelization (Reference 5)
- Inkjet solder mask just on traces/pads
Figure 1: Replacement chart for through-hole to HDI with Relative Cost Index. Note: RCI = the relative cost compared to an eight-layer through-hole board (RCI=1.0). DEN = total wiring in inches per square inch (diagonals of equivalent density).
Figure 2: VeCS (Vertical Conductive Structures) is a licensed technology using low-footprint vertical controlled impedance interconnect with low-leakage ground shielding capable of matching interconnect impedance with SE and differential microstrip and striplines. VeCS also provides high-density differential routing solutions in =/< 1.0 mm BGA area. Unique “anti-pad” layers provide a higher cross-section area for power and heat dissipation.
Figure 3: A variety of examples of landless vias on the outer layers of a PCB.
References
- The HDI Handbook, by Happy Holden, et al, BR Publishing, Salem, Oregon, 2009.
- Happy’s TechTalk #1: Vertical Conductive Structures (VeCS), by Happy Holden, PCB007 Magazine, October 2021.
- “Innovative Use of Vias for Density Improvements,” by Happy Holden, The PCB Magazine, November 2016.
- “Against the Density Wall: Landless Vias Might be the Answer,” by Happy Holden, The PCB Magazine, June 2016.
- Happy’s TechTalk #6: Looking at the Process of Repanelization, by Happy Holden, PCB007 Magazine, March 2022.
This article originally appeared in the August issue of Design007 Magazine, here.
Suggested Items
Silicon Mountain Contract Services Enhances SMT Capabilities with New HELLER Reflow Oven
07/17/2025 | Silicon Mountain Contract ServicesSilicon Mountain Contract Services, a leading provider of custom electronics manufacturing solutions, is proud to announce a significant upgrade to its SMT production capability with the addition of a HELLER 2043 MK5 10‑zone reflow oven to its Nampa facility.
Knocking Down the Bone Pile: Addressing End-of-life Component Solderability Issues, Part 4
07/16/2025 | Nash Bell -- Column: Knocking Down the Bone PileIn 1983, the Department of Defense identified that over 40% of military electronic system failures in the field were electrical, with approximately 50% attributed to poor solder connections. Investigations revealed that plated finishes, typically nickel or tin, were porous and non-intermetallic.
SHENMAO Strengthens Semiconductor Capabilities with Acquisition of PMTC
07/10/2025 | SHENMAOSHENMAO America, Inc. has announced the acquisition of Profound Material Technology Co., Ltd. (PMTC), a premier Taiwan-based manufacturer of high-performance solder balls for semiconductor packaging.
KYZEN to Highlight Understencil and PCB Cleaners at SMTA Querétaro Expo and Tech Forum
07/09/2025 | KYZEN'KYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Querétaro Expo & Tech Forum, scheduled to take place Thursday, July 24, at Centro de Congresos y Teatro Metropolitano de Querétaro.
Driving Innovation: Direct Imaging vs. Conventional Exposure
07/01/2025 | Simon Khesin -- Column: Driving InnovationMy first camera used Kodak film. I even experimented with developing photos in the bathroom, though I usually dropped the film off at a Kodak center and received the prints two weeks later, only to discover that some images were out of focus or poorly framed. Today, every smartphone contains a high-quality camera capable of producing stunning images instantly.