Siemens’ Calibre Platform Now Certified for Samsung’s Advanced 3nm Process Technology
October 3, 2022 | SiemensEstimated reading time: 2 minutes
Siemens Digital Industries Software announced that Samsung Foundry’s advanced 3nm process technology now supports Siemens’ entire Calibre nmPlatform tool, which is the industry’s leading solution for physical verification of next-generation integrated circuits (ICs). With this certification, customers can now expand their utilization of the Calibre nmPlatform tool to leverage the extreme performance and power efficiency of Samsung’s leading-edge 3nm Gate All Around (GAA) process.
Siemens’ Calibre nmPlatform tool contains a broad array of physical verification technologies that IC design teams around the world rely on to generate sign-off quality IC designs, including Calibre nmDRC software, Calibre YieldEnhancer software, Calibre PERC software, Calibre xACT™ software and Calibre nmLVS software – all of which are now certified for Siemens’ bleeding-edge 3nm process.
“Siemens continues to demonstrate excellence in design enablement with the recent certification of its Calibre nmPlatform tool on Samsung Foundry’s latest 3nm process technology,” said Jongwook Kye, executive vice president of Design Enablement for Samsung Foundry. “Our close collaboration with Siemens is key to helping our mutual customers achieve silicon success with design solutions based on Samsung’s most advanced processes.”
Via certification of the sign-off versions of the Calibre platform design kits for Samsung’s 3nm process, mutual customers can now also use Siemens’ “shift-left” offerings from the Calibre portfolio, including the Calibre RealTime Custom software, Calibre RealTime Digital software (including the Calibre nmDRC-recon use model), and Calibre nmLVS-recon software tools. Engineered to help IC design teams and companies get to tapeout even faster, these solutions use sign-off Calibre design kits to help IC designers "shift left" their physical and circuit verification tasks by moving the identification, analysis, and resolution of complex IC and system-on-chip (SoC) physical verification issues into earlier stages of the design and verification flow, which can substantially speed-up time to closure.
Siemens and Samsung also collaborated closely during the development of the 3nm platform itself to help enable accurate parasitic modeling for Samsung’s 3nm Gate All Around process. The companies worked together so that, like the other Calibre offerings, the existing Siemens’ Calibre xACT software will work with Samsung GAA transistors.
Further, Samsung continues to use and leverage Calibre 3DSTACK and Calibre xACT software for 3DIC circuit verification, and has confirmed that the existing flows and capabilities continue to work effectively in systems including chiplets with 3nm GAA devices.
“Siemens is pleased to continue our collaboration with Samsung as they introduce their 3nm Gate All Around technology,” said Michael Buehler-Garcia, vice president of Calibre Design Solutions Product Management at Siemens Digital Industries Software. “As our mutual customers leverage Samsung’s 3nm offering to create higher level complexity designs, they can yet again be confident their Calibre software platform is already delivering the verification they need.
Samsung 3nm PDKs for Siemens’ Calibre software are available now from Samsung Foundry.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.