-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueCreating the Ideal Data Package
Why is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal design data package for your design.
Designing Through the Noise
Our experts discuss the constantly evolving world of RF design, including the many tradeoffs, material considerations, and design tips and techniques that designers and design engineers need to know to succeed in this high-frequency realm.
Learning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
IPC Design Competition Wrap-up
April 6, 2023 | I-Connect007 Editorial TeamEstimated reading time: 2 minutes

The IPC Design Competition took place during IPC APEX EXPO 2023, with five finalists competing—a far cry from the original 49 entries last fall. After the competition was over, we spoke with Kris Moyer, the IPC instructor who created the design used in the competition and served as a design advisor and judge for the event.
We asked Kris to give us a quick wrap-up of the competition, as well as his thoughts on this year’s design, which none of the finalists completed.
Andy Shaughnessy: Kris, would you give us a brief rundown on the design competition?
Kris Moyer: To provide a better challenge for our competitors, we added some additional levels of complexity over last year’s design. We had five finalists, three here at IPC APEX EXPO, plus the two finalists from our India branch. We ran them through the design yesterday, and we saw some very interesting designs. We came down to one clear winner, although I will say it was very close between the first and second place.
As far as complexity, this year we ended up with a multilayer rigid-flex board incorporating several more advanced complexities: sequential lamination, HDI, advanced packaging, controlled impedance, high-speed digital design, and power distribution design. Our competitors didn’t finish, but they showed a lot of excellent technique and capability.
Shaughnessy: Some said that they never worked with rigid-flex before.
Moyer: That’s right. Unlike last year, all the competitors this year were given the opportunity for a one- to two-hour individual session with me on Monday evening before the competition. I also provided a two-hour cram session where we reviewed not only the tool, but all the different features and technologies that we have to use. So, although they may never have routed rigid-flex before, I introduced them to it and some the issues they would be involved with.
Shaughnessy: Who was the winner?
Moyer: The winner was Sathishkumar Vijayakumar of Tessolve, one of our finalists from India. He did quite well in the work that he was able to complete. He showed good technique, complexity, and the broadest range of features and methodologies. Adam Thorvaldson of Innovex came in second. Adam also had a good amount of design complexity and features, so it was very close.
Kelly Dack: Kris, were these designs graded on manufacturability?
Moyer: Yes, that was one of the criteria, and we gave them some rules up front. The bulk of the design rules were provided to them already in the design because of the time limitations, but we said, “Here’s the range of via sizes you can make. You can make microvias for the BGA escape routing all the way up to larger, higher-current vias for the power distribution, etc.”
To read this entire conversation, which appeared in the March 2023 issue of Design007 Magazine, click here.
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/09/2025 | Andy Shaughnessy, Design007 MagazineTrade show season is wrapping up as we head into summer. Where has the time gone? I hope you all get the chance to take a vacation this year, because I know you’ve earned one. Speaking of which, when was my last vacay? If I can’t remember, it’s probably time for one. It’s been a busy week in electronics, with fallout from the back-and-forth on tariffs taking up most of the oxygen in the room. We have quite an assortment of articles and columns for you in this installment of Must-Reads. See you next time.
Imec Coordinates EU Chips Design Platform
05/09/2025 | ImecA consortium of 12 European partners, coordinated by imec, has been selected in the framework of the European Chips Act to develop the EU Chips Design Platform.
New Issue of Design007 Magazine: Are Your Data Packages Less Than Ideal?
05/09/2025 | I-Connect007 Editorial TeamWhy is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal data package for your design.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.
Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems
05/08/2025 | Cadence Design SystemsAt its annual flagship user event, CadenceLIVE Silicon Valley 2025, Cadence announced a major expansion of its Cadence® Millennium™ Enterprise Platform with the introduction of the new Millennium M2000 Supercomputer featuring NVIDIA Blackwell systems, which delivers AI-accelerated simulation at unprecedented speed and scale across engineering and drug design workloads.