Fresh PCB Concepts: Key Considerations for Reliability, Performance, and Compliance in PCBs
Elementary Mr. Watson: Navigating RF—A Glide Path Approach to Design Success
Designers Notebook: Layer Stackup Planning for RF Circuit Boards
Brooks' Bits: How Many Vias Does It Take To…?
May 4, 2016 | Douglas G. BrooksEstimated reading time: 2 minutes
Sounds like the opening words of a bad joke. Well, here’s the answer, and it’s no joke: One! That’s right. No matter how much current you are putting down the trace, all you need is a single via. And a small one, at that.
OK, that last statement might not be true in EVERY single case. But it is true in a LOT more cases than you think. I will explain why in this column.
During 2015, I enjoyed a very productive collaboration with Dr. Johannes Adam, from Leimen, Germany. That collaboration resulted in several papers, but one in particular is relevant for this column, “Via Currents and Temperatures.” In that paper, we used a simulation tool, thermal risk management (TRM), developed by Dr. Adam, to simulate current flowing through a via and then determine the temperature of the via. The conventional wisdom is that the conducting cross-sectional area of the via should be the same as (or greater than) the cross-sectional area of the trace (conductor.) IPC 2152 explicitly endorses this:
The cross-sectional area of a via should have at least the same cross-sectional area as the conductor or be larger than the conductor coming into it. If the via has less cross-sectional area than the conductor, then multiple vias can be used to maintain the same cross-sectional area as the conductor.
But our results contradicted this; they suggested that the temperature of the via was controlled by the trace, and as long as the trace was sized correctly, any old (single) via was good enough.
If there was ever a result that cried out “show me,” this was it.
So I set out on a path to build a test board, test it, and verify the simulation results. This type of study would not have been possible without the cooperation of several people and organizations. In particular, I want to thank my longtime partner Dave Graves (now with Monsoon Solutions in Bellevue, Washington) for helping prepare the final artwork for the test board. C-Therm Technologies (Fredericton, New Brunswick) graciously measured the thermal conductivity of the board material to facilitate the simulation. And a special thanks to Prototron Circuits of Redmond, Washington, who provided the test boards and also the microsectioning work and measurements. And my collaborator on trace thermal issues, Johannes Adam, continues to be a great help in evaluating results.
Figure 1 illustrates the relevant portion of the test board. There are two 0.5 oz. test traces, each six inches long, each consisting of two, three-inch segments (top and bottom) connected by a single 10 mil diameter via. The via is plated to approximately one ounce. One test trace is 27 mil wide, providing approximately the same cross-sectional area as the conducting area of the via. The other trace is 200 mil wide. It is important to note that the vias are identical for the two traces.
To read this entire article, which appeared in the March 2016 issue of The PCB Design Magazine, click here.
Share on:
Suggested Items
Hunting for Clues: Feng Xue Solving Circuit Board 'Crimes' With AOI Standard
05/08/2025 | Linda Stepanich, IPCWhen residents in sleepy English villages needed a top-tier detective to solve a murder, they called on Belgian super-sleuth Hercule Poirot, author Agatha Christie’s fictional detective famous for using his “little grey cells” to solve crimes. In the same way, IPC standards development committees, when creating a standard to detect defects in circuit boards using Automated Optical Inspection (AOI), call on IPC A-Team, Hercule.
IPC Strengthens Global Focus with Promotion of Sanjay Huprikar to Chief Global Officer
05/08/2025 | IPCIPC, the global electronics association, announces the promotion of Sanjay Huprikar to chief global officer. This newly created position reflects the association’s forward-looking strategy and industry needs to strengthen the electronics supply chain.
Navigating Global Manufacturing in an Era of Uncertainty
05/07/2025 | Philip Stoten, ScoopThe EMS industry faces unprecedented challenges as global trade tensions rise and tariff announcements create market uncertainty. In an overview of IPC Europe’s podcast, MADE IN EUROPE, industry experts from GPV and Zollner examine how these developments impact our businesses and customers, and what strategies will prevail in this new landscape.
Nick Koop Launches IPC Flex Design Class
05/06/2025 | Andy Shaughnessy, Design007 MagazineNick Koop is director of flex technology for TTM Technologies, and he’s been a staple of IPC’s flex committees for decades. He’s also a longtime flex design instructor, and he’s about to debut a new IPC class, Flex and Rigid-Flex Design for Manufacturability, which will run May 12–21. In this interview, Nick tells us about this new class and what attendees can expect to learn.
The Government Circuit: Trump’s Trade War Disrupts the Electronics Ecosystem
05/06/2025 | Chris Mitchell -- Column: The Government CircuitThere is certainly no shortage of work to be done in the IPC Government Relations department, as the U.S. waged a tariff campaign on practically every industrial country in the world and several countries embarked on high-tech initiatives with a mix of approaches to the crucial foundations of electronics manufacturing. Indeed, the breadth and speed of U.S. President Donald Trump’s tariff campaign continues to be a serious challenge for our industry.