Beyond Design: AI-driven Inverse Stackup Optimization
Global PCB Connections: Following DFM Rules Leads to Better Boards
Elementary Mr. Watson: How to Reinvent Your Professional Journey
Orange Co. DC Chapter Meeting: PCB Cost Adders
June 1, 2016 | IPC Designers Council, Orange Co. ChapterEstimated reading time: 1 minute
The Orange County Chapter of the IPC Designers Council will hold a "Lunch 'n' Learn" meeting on Wednesday, June 15 in Irvine, California. Guest speaker Julie Ellis of TTM Technologies will focus on PCB cost-driving factors that should be considered early in the design phase to save your company money.
A designer is faced with many challenges when planning your layout to achieve a balance of performance, quality and reliability versus cost. In this presentation, Julie Ellis of TTM Technologies will discuss the many factors that contribute to cost and explore the trade-off considerations for design optimization.
She will explore panel utilization, layer count, material selection, via structure choices, via-filling options, the impact of various sequential laminations, plating processes, surface finishes, scoring, milling and back drilling. Attendees will learn various rules of thumb to help you make better choices for mitigating the cost of the boards you design.
Reserve a spot on your calendar on Wednesday, June 15 from 11:30 am to 1:30 pm for this educational “Lunch ‘n Learn” meeting event.
Date: Wednesday June 15, 2016
Time: 11:30 am - 1:30 pm
Where: Harvard Athletic Park multi-purpose room, Irvine, California
Please RSVP no later than noon on Tuesday, June 14, 2016
There are two ways to RSVP:
- Click here to RSVP
- Or email your RSVP to terri_kleekamp@mentor.com.
Location
Harvard Athletic Park
14701 Harvard Ave.
Irvine, California 92606
(The multi-purpose room is at the SOUTH end of the athletic fields)
Share on:
Suggested Items
IPC Announces New Training Course: PCB Design for Military & Aerospace Applications
12/23/2024 | IPCIPC announced the launch of a new training course: PCB Design for Military & Aerospace Applications.
Zhou (Peter) Guoyin: Pioneering the Standardization of ESG
12/23/2024 | Chuck Li, IPC AsiaWith more than 30 years of experience in corporate social responsibility (CSR) and environmental, social, and governance (ESG), Zhou (Peter) Guoyin has not only witnessed the evolution of CSR and ESG globally but has also been a key force in driving their development. As chair of the IPC-1401 standard committee, Zhou has led numerous innovative projects over the past 11 years and was awarded the SEDEX Supply Chain Impact Award in August 2024. In this exclusive interview, he shares valuable insights into the ESG field and the profound impact of IPC-1401 on the electronics manufacturing industry.
Are Our Stackup Rules No Longer Valid?
12/19/2024 | Cherie Litson, EPTAC MIT CID/CID+Are the stackup rules we used to follow no longer valid? It depends on what you’re designing. Electrical rules change depending on your circuit. Fabrication rules change depending on which fabricator you’re working with. Today, we just have more options, and sometimes, cost is a bigger rule than anything else. If you search online for information about layer stackups, trace widths, and hole sizes in PCBs, you’ll find a variety of resources.
IPC/WHMA Launches Groundbreaking Online Course on Wire Harness Design
12/18/2024 | IPCIPC/WHMA is excited to announce the launch of its new online instructor-led training course, "Introduction to Wire Harness Design I," available now through the IPC EDGE Learning Management System.
IPC Releases Latest List of Standards and Revisions
12/17/2024 | IPC Community Editorial TeamEach quarter, IPC releases a list of standards that are new or have been updated. To view a complete list of newly published standards and standards revisions, translations, proposed standards for ballot, final drafts for industry review, working drafts, and project approvals, visit ipc.org/status. These are the latest releases for Q4 2024.